Home
last modified time | relevance | path

Searched refs:TIM_AF1_ETRSEL_1 (Results 1 – 25 of 29) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_hal_tim_ex.h110 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
113 #define TIM_TIM1_ETR_ADC2_AWD1 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
114 #define TIM_TIM1_ETR_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
119 #define TIM_TIM2_ETR_LCD_HSYNC TIM_AF1_ETRSEL_1
122 #define TIM_TIM2_ETR_GFXTIM_TE (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
123 #define TIM_TIM2_ETR_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
125 #define TIM_TIM2_ETR_TIM3_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1) …
126 #define TIM_TIM2_ETR_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
129 #define TIM_TIM2_ETR_USB1_SOF (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
130 #define TIM_TIM2_ETR_USB2_SOF (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_A…
[all …]
Dstm32n6xx_ll_tim.h1049 #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
1052 #define LL_TIM_TIM1_ETRSOURCE_ADC2_AWD1 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
1053 #define LL_TIM_TIM1_ETRSOURCE_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_…
1064 #define LL_TIM_TIM2_ETRSOURCE_LCD_HSYNC TIM_AF1_ETRSEL_1
1067 #define LL_TIM_TIM2_ETRSOURCE_GFXTIM_TE (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
1068 #define LL_TIM_TIM2_ETRSOURCE_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1070 #define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1) …
1071 #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1074 #define LL_TIM_TIM2_ETRSOURCE_USB1_SOF (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1
1075 #define LL_TIM_TIM2_ETRSOURCE_USB2_SOF (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1
[all …]
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_hal_tim_ex.h110 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
113 #define TIM_TIM1_ETR_ADC2_AWD1 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) /*!…
114 #define TIM_TIM1_ETR_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
119 #define TIM_TIM2_ETR_LTDC_HSYNC (TIM_AF1_ETRSEL_1) /*!…
122 #define TIM_TIM2_ETR_GFXTIM_TE (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) /*!…
123 #define TIM_TIM2_ETR_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
125 #define TIM_TIM2_ETR_TIM3_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1) /*!…
126 #define TIM_TIM2_ETR_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
132 #define TIM_TIM3_ETR_LTDC_HSYNC (TIM_AF1_ETRSEL_1) /*!…
133 #define TIM_TIM3_ETR_GFXTIM_TE (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) /*!…
[all …]
Dstm32h7rsxx_ll_tim.h1033 #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
1036 #define LL_TIM_TIM1_ETRSOURCE_ADC2_AWD1 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
1037 #define LL_TIM_TIM1_ETRSOURCE_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1048 #define LL_TIM_TIM2_ETRSOURCE_LTDC_HSYNC TIM_AF1_ETRSEL_1
1051 #define LL_TIM_TIM2_ETRSOURCE_GFXTIM_TE (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
1052 #define LL_TIM_TIM2_ETRSOURCE_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1054 #define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1) …
1055 #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1067 #define LL_TIM_TIM3_ETRSOURCE_LTDC_HSYNC TIM_AF1_ETRSEL_1
1068 #define LL_TIM_TIM3_ETRSOURCE_GFXTIM_TE (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1) …
[all …]
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_hal_tim_ex.h91 #define TIM_TIM1_ETR_COMP2 TIM_AF1_ETRSEL_1 /*!< TIM1_ETR is co…
93 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM1_ETR is co…
99 #define TIM_TIM2_ETR_COMP2 TIM_AF1_ETRSEL_1 /*!< TIM2_ETR is co…
101 #define TIM_TIM2_ETR_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM2_ETR is co…
107 #define TIM_TIM3_ETR_COMP2 TIM_AF1_ETRSEL_1 /*!< TIM3_ETR is co…
Dstm32u0xx_ll_tim.h995 #define LL_TIM_ETRSOURCE_COMP2 TIM_AF1_ETRSEL_1 /*!< ETR inp…
997 #define LL_TIM_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
1000 #define LL_TIM_ETRSOURCE_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_tim_ex.h111 #define TIM_TIM1_ETR_COMP2 TIM_AF1_ETRSEL_1 /*!…
113 #define TIM_TIM1_ETR_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
119 #define TIM_TIM2_ETR_COMP2 TIM_AF1_ETRSEL_1 /*!…
122 #define TIM_TIM2_ETR_LSE (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
126 #define TIM_TIM3_ETR_COMP2 TIM_AF1_ETRSEL_1 /*!…
129 #define TIM_TIM3_ETR_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1| TIM_AF1_ETRSEL_0) /*!…
Dstm32wbaxx_ll_tim.h1027 #define LL_TIM_TIM1_ETRSOURCE_COMP2 TIM_AF1_ETRSEL_1
1030 #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
1043 #define LL_TIM_TIM2_ETRSOURCE_COMP2 TIM_AF1_ETRSEL_1
1047 #define LL_TIM_TIM2_ETRSOURCE_LSE (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0)…
1058 #define LL_TIM_TIM3_ETRSOURCE_COMP2 TIM_AF1_ETRSEL_1
1062 #define LL_TIM_TIM3_ETRSOURCE_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0)…
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_hal_tim_ex.h89 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM1_ETR is conn…
95 #define TIM_TIM2_ETR_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM2_ETR is conn…
Dstm32c0xx_ll_tim.h987 #define LL_TIM_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
991 #define LL_TIM_ETRSOURCE_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h5831 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32c031xx.h5994 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32c071xx.h6498 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8957 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000… macro
Dstm32wba52xx.h13125 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000… macro
Dstm32wba54xx.h13833 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000… macro
Dstm32wba5mxx.h13851 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000… macro
Dstm32wba55xx.h13851 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000… macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h7888 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32u083xx.h8825 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32u073xx.h8555 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h20278 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32h7s7xx.h21593 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32h7s3xx.h21161 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro
Dstm32h7r7xx.h20708 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */ macro

12