Home
last modified time | relevance | path

Searched refs:TIM_AF1_ETRSEL_0 (Results 1 – 25 of 29) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_hal_tim_ex.h110 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
112 #define TIM_TIM1_ETR_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
114 #define TIM_TIM1_ETR_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
118 #define TIM_TIM2_ETR_DCMIPP_HSYNC TIM_AF1_ETRSEL_0 …
121 #define TIM_TIM2_ETR_SAI1_FSB (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
123 #define TIM_TIM2_ETR_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
126 #define TIM_TIM2_ETR_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
128 #define TIM_TIM2_ETR_ETH1_PPS (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
130 …SOF (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM2_E…
133 #define TIM_TIM3_ETR_DCMIPP_HSYNC TIM_AF1_ETRSEL_0 …
[all …]
Dstm32n6xx_ll_tim.h1049 #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
1051 #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
1053 …IM1_ETRSOURCE_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM1…
1063 #define LL_TIM_TIM2_ETRSOURCE_DCMIPP_HSYNC TIM_AF1_ETRSEL_0 …
1066 #define LL_TIM_TIM2_ETRSOURCE_SAI1_FSB (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
1068 #define LL_TIM_TIM2_ETRSOURCE_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1071 #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1073 #define LL_TIM_TIM2_ETRSOURCE_ETH1_PPS (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0…
1075 …_SOF (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM2_E…
1084 #define LL_TIM_TIM3_ETRSOURCE_DCMIPP_HSYNC TIM_AF1_ETRSEL_0 …
[all …]
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_hal_tim_ex.h110 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
112 #define TIM_TIM1_ETR_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!…
114 #define TIM_TIM1_ETR_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
118 #define TIM_TIM2_ETR_DCMIPP_HSYNC (TIM_AF1_ETRSEL_0) /*!…
121 #define TIM_TIM2_ETR_SAI1_FSB (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!…
123 #define TIM_TIM2_ETR_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
126 #define TIM_TIM2_ETR_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
128 #define TIM_TIM2_ETR_ETH_PPS (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!…
131 #define TIM_TIM3_ETR_DCMIPP_HSYNC (TIM_AF1_ETRSEL_0) /*!…
134 #define TIM_TIM3_ETR_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
[all …]
Dstm32h7rsxx_ll_tim.h1033 #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
1035 #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
1037 #define LL_TIM_TIM1_ETRSOURCE_ADC2_AWD2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1047 #define LL_TIM_TIM2_ETRSOURCE_DCMIPP_HSYNC TIM_AF1_ETRSEL_0 …
1050 #define LL_TIM_TIM2_ETRSOURCE_SAI1_FSB (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
1052 #define LL_TIM_TIM2_ETRSOURCE_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1055 #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
1057 #define LL_TIM_TIM2_ETRSOURCE_ETH_PPS (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0…
1066 #define LL_TIM_TIM3_ETRSOURCE_DCMIPP_HSYNC TIM_AF1_ETRSEL_0 …
1069 #define LL_TIM_TIM3_ETRSOURCE_DCMIPP_VSYNC (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0…
[all …]
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_hal_tim_ex.h89 #define TIM_TIM1_ETR_COMP1 TIM_AF1_ETRSEL_0 /*!< TIM1_ETR is co…
93 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM1_ETR is co…
95 #define TIM_TIM1_ETR_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< TIM1_ETR is co…
97 #define TIM_TIM2_ETR_COMP1 TIM_AF1_ETRSEL_0 /*!< TIM2_ETR is co…
101 #define TIM_TIM2_ETR_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM2_ETR is co…
103 #define TIM_TIM2_ETR_MCO2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< TIM2_ETR is co…
105 #define TIM_TIM3_ETR_COMP1 TIM_AF1_ETRSEL_0 /*!< TIM3_ETR is co…
Dstm32u0xx_ll_tim.h993 #define LL_TIM_ETRSOURCE_COMP1 TIM_AF1_ETRSEL_0 /*!< ETR inp…
997 #define LL_TIM_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
999 #define LL_TIM_ETRSOURCE_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
1000 #define LL_TIM_ETRSOURCE_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
1002 #define LL_TIM_ETRSOURCE_MCO2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_tim_ex.h110 #define TIM_TIM1_ETR_COMP1 TIM_AF1_ETRSEL_0 /*!…
113 #define TIM_TIM1_ETR_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
115 #define TIM_TIM1_ETR_ADC4_AWD3 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!…
118 #define TIM_TIM2_ETR_COMP1 TIM_AF1_ETRSEL_0 /*!…
122 #define TIM_TIM2_ETR_LSE (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!…
125 #define TIM_TIM3_ETR_COMP1 TIM_AF1_ETRSEL_0 /*!…
129 #define TIM_TIM3_ETR_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1| TIM_AF1_ETRSEL_0) /*!…
131 #define TIM_TIM3_ETR_ADC4_AWD3 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!…
Dstm32wbaxx_ll_tim.h1026 #define LL_TIM_TIM1_ETRSOURCE_COMP1 TIM_AF1_ETRSEL_0 …
1030 #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) …
1032 #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) …
1042 #define LL_TIM_TIM2_ETRSOURCE_COMP1 TIM_AF1_ETRSEL_0 …
1047 #define LL_TIM_TIM2_ETRSOURCE_LSE (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0)…
1057 #define LL_TIM_TIM3_ETRSOURCE_COMP1 TIM_AF1_ETRSEL_0 …
1062 #define LL_TIM_TIM3_ETRSOURCE_ADC4_AWD1 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0)…
1064 #define LL_TIM_TIM3_ETRSOURCE_ADC4_AWD3 (TIM_AF1_ETRSEL_3 | TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0)…
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_hal_tim_ex.h89 #define TIM_TIM1_ETR_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM1_ETR is conn…
91 #define TIM_TIM1_ETR_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< TIM1_ETR is conn…
95 #define TIM_TIM2_ETR_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< TIM2_ETR is conn…
97 #define TIM_TIM2_ETR_MCO2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< TIM2_ETR is conn…
Dstm32c0xx_ll_tim.h987 #define LL_TIM_ETRSOURCE_ADC1_AWD1 (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
989 #define LL_TIM_ETRSOURCE_ADC1_AWD3 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
991 #define LL_TIM_ETRSOURCE_LSE (TIM_AF1_ETRSEL_1 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
993 #define LL_TIM_ETRSOURCE_MCO2 (TIM_AF1_ETRSEL_2 | TIM_AF1_ETRSEL_0) /*!< ETR inp…
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h5830 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32c031xx.h5993 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32c071xx.h6497 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8956 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000… macro
Dstm32wba52xx.h13124 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000… macro
Dstm32wba54xx.h13832 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000… macro
Dstm32wba5mxx.h13850 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000… macro
Dstm32wba55xx.h13850 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000… macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h7887 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32u083xx.h8824 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32u073xx.h8554 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h20277 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32h7s7xx.h21592 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32h7s3xx.h21160 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
Dstm32h7r7xx.h20707 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro

12