Home
last modified time | relevance | path

Searched refs:SPI_CR2_NSSP_Msk (Results 1 – 25 of 119) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h3813 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
3814 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f030x8.h3857 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
3858 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f070x6.h3893 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
3894 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f031x6.h3968 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
3969 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f030xc.h4183 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4184 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f038xx.h3940 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
3941 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f070xb.h4051 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4052 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f058xx.h4440 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4441 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f051x8.h4468 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4469 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f071xb.h4978 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4979 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4784 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4785 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32c031xx.h4947 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
4948 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32c071xx.h5434 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5435 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h5372 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5373 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32g050xx.h5418 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5419 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32g070xx.h5570 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5571 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32g031xx.h5618 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5619 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32g041xx.h5916 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5917 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32g051xx.h5993 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
5994 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32g061xx.h6291 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
6292 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h6099 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
6100 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32f318xx.h6089 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
6090 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h7394 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
7395 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
Dstm32wle5xx.h7394 #define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos) /*!< 0x00000008 */ macro
7395 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk /*!< NSS pulse manag…
/hal_stm32-latest/stm32cube/stm32wb0x/soc/
Dstm32wb05.h2497 #define SPI_CR2_NSSP_Msk (0x8UL) /*!< SPI CR2:… macro
2498 #define SPI_CR2_NSSP SPI_CR2_NSSP_Msk

12345