Home
last modified time | relevance | path

Searched refs:SPI_CR1_CRCL_Pos (Results 1 – 25 of 119) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h3786 #define SPI_CR1_CRCL_Pos (11U) macro
3787 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f030x8.h3830 #define SPI_CR1_CRCL_Pos (11U) macro
3831 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f070x6.h3866 #define SPI_CR1_CRCL_Pos (11U) macro
3867 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f031x6.h3941 #define SPI_CR1_CRCL_Pos (11U) macro
3942 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f030xc.h4156 #define SPI_CR1_CRCL_Pos (11U) macro
4157 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f038xx.h3913 #define SPI_CR1_CRCL_Pos (11U) macro
3914 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f070xb.h4024 #define SPI_CR1_CRCL_Pos (11U) macro
4025 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f058xx.h4413 #define SPI_CR1_CRCL_Pos (11U) macro
4414 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f051x8.h4441 #define SPI_CR1_CRCL_Pos (11U) macro
4442 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f071xb.h4951 #define SPI_CR1_CRCL_Pos (11U) macro
4952 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4757 #define SPI_CR1_CRCL_Pos (11U) macro
4758 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32c031xx.h4920 #define SPI_CR1_CRCL_Pos (11U) macro
4921 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32c071xx.h5407 #define SPI_CR1_CRCL_Pos (11U) macro
5408 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h5345 #define SPI_CR1_CRCL_Pos (11U) macro
5346 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g050xx.h5391 #define SPI_CR1_CRCL_Pos (11U) macro
5392 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g070xx.h5543 #define SPI_CR1_CRCL_Pos (11U) macro
5544 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g031xx.h5591 #define SPI_CR1_CRCL_Pos (11U) macro
5592 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g041xx.h5889 #define SPI_CR1_CRCL_Pos (11U) macro
5890 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g051xx.h5966 #define SPI_CR1_CRCL_Pos (11U) macro
5967 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g061xx.h6264 #define SPI_CR1_CRCL_Pos (11U) macro
6265 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32g071xx.h6354 #define SPI_CR1_CRCL_Pos (11U) macro
6355 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h6072 #define SPI_CR1_CRCL_Pos (11U) macro
6073 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32f318xx.h6062 #define SPI_CR1_CRCL_Pos (11U) macro
6063 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h7367 #define SPI_CR1_CRCL_Pos (11U) macro
7368 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */
Dstm32wle5xx.h7367 #define SPI_CR1_CRCL_Pos (11U) macro
7368 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */

12345