Home
last modified time | relevance | path

Searched refs:SPI_CR1_CRCL_Msk (Results 1 – 25 of 119) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h3787 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
3788 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f030x8.h3831 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
3832 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f070x6.h3867 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
3868 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f031x6.h3942 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
3943 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f030xc.h4157 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4158 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f038xx.h3914 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
3915 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f070xb.h4025 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4026 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f058xx.h4414 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4415 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f051x8.h4442 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4443 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f071xb.h4952 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4953 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4758 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4759 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32c031xx.h4921 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
4922 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32c071xx.h5408 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5409 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h5346 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5347 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32g050xx.h5392 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5393 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32g070xx.h5544 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5545 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32g031xx.h5592 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5593 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32g041xx.h5890 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5891 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32g051xx.h5967 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
5968 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32g061xx.h6265 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
6266 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h6073 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
6074 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32f318xx.h6063 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
6064 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h7368 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
7369 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
Dstm32wle5xx.h7368 #define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos) /*!< 0x00000800 */ macro
7369 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk /*!< CRC Length */
/hal_stm32-latest/stm32cube/stm32wb0x/soc/
Dstm32wb05.h2434 #define SPI_CR1_CRCL_Msk (0x800UL) /*!< SPI CR… macro
2435 #define SPI_CR1_CRCL SPI_CR1_CRCL_Msk

12345