Home
last modified time | relevance | path

Searched refs:RCC_APBENR2_SYSCFGEN (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_ll_bus.h144 #define LL_APB1_GRP2_PERIPH_SYSCFG RCC_APBENR2_SYSCFGEN
145 #define LL_APB1_GRP2_PERIPH_COMP RCC_APBENR2_SYSCFGEN
146 #define LL_APB1_GRP2_PERIPH_VREFBUF RCC_APBENR2_SYSCFGEN
Dstm32u0xx_hal_rcc.h1147 SET_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
1149 … tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
1205 #define __HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN)
1416 #define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) != 0U)
1438 #define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) == 0U)
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_hal_rcc.h936 SET_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
938 … tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
998 #define __HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN)
1117 #define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) != 0U)
1126 #define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) == 0U)
Dstm32c0xx_ll_bus.h119 #define LL_APB1_GRP2_PERIPH_SYSCFG RCC_APBENR2_SYSCFGEN
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_hal_rcc.h1296 SET_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
1298 … tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
1439 #define __HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN)
1671 #define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) != 0U)
1683 #define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) == 0U)
Dstm32g0xx_ll_bus.h179 #define LL_APB2_GRP1_PERIPH_SYSCFG RCC_APBENR2_SYSCFGEN
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4110 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32c031xx.h4270 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32c071xx.h4738 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h4346 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g050xx.h4380 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g070xx.h4521 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g031xx.h4560 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g041xx.h4808 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g051xx.h4917 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g061xx.h5165 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g071xx.h5282 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g081xx.h5530 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g0b0xx.h5570 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g0c1xx.h6888 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32g0b1xx.h6640 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h5431 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32u083xx.h6265 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro
Dstm32u073xx.h6001 #define RCC_APBENR2_SYSCFGEN RCC_APBENR2_SYSCFGEN_Msk macro