| /hal_stm32-latest/stm32cube/stm32g4xx/soc/ |
| D | stm32g411xb.h | 7610 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 7611 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g411xc.h | 7784 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 7785 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g441xx.h | 7988 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 7989 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32gbk1cb.h | 7744 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 7745 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g431xx.h | 7761 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 7762 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g4a1xx.h | 8367 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 8368 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g491xx.h | 8140 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 8141 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g473xx.h | 8833 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 8834 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g471xx.h | 8295 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 8296 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g483xx.h | 9060 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 9061 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g414xx.h | 11666 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 11667 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| D | stm32g474xx.h | 12406 #define RCC_APB1ENR1_CRSEN_Pos (8U) macro 12407 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x00000100 */
|
| /hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
| D | stm32l422xx.h | 6162 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 6163 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l412xx.h | 5940 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 5941 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l433xx.h | 9928 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 9929 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l451xx.h | 10089 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 10090 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l442xx.h | 9680 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 9681 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l431xx.h | 9827 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 9828 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l432xx.h | 9458 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 9459 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l443xx.h | 10150 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 10151 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l452xx.h | 10161 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 10162 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32l462xx.h | 10383 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 10384 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| /hal_stm32-latest/stm32cube/stm32wbxx/soc/ |
| D | stm32wb35xx.h | 7711 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 7712 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32wb55xx.h | 7926 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 7927 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|
| D | stm32wb5mxx.h | 7926 #define RCC_APB1ENR1_CRSEN_Pos (24U) macro 7927 #define RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos) /*!< 0x01000000 */
|