Home
last modified time | relevance | path

Searched refs:FMAC_SR_X1FULL (Results 1 – 25 of 46) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_fmac.h54 #define LL_FMAC_SR_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag …
876 return ((READ_BIT(FMACx->SR, FMAC_SR_X1FULL) == (FMAC_SR_X1FULL)) ? 1UL : 0UL); in LL_FMAC_IsActiveFlag_X1FULL()
Dstm32h5xx_hal_fmac.h331 #define FMAC_FLAG_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag */
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_fmac.h54 #define LL_FMAC_SR_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag …
876 return ((READ_BIT(FMACx->SR, FMAC_SR_X1FULL) == (FMAC_SR_X1FULL)) ? 1UL : 0UL); in LL_FMAC_IsActiveFlag_X1FULL()
Dstm32u5xx_hal_fmac.h331 #define FMAC_FLAG_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag */
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_fmac.h54 #define LL_FMAC_SR_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag …
876 return ((READ_BIT(FMACx->SR, FMAC_SR_X1FULL) == (FMAC_SR_X1FULL)) ? 1UL : 0UL); in LL_FMAC_IsActiveFlag_X1FULL()
Dstm32h7xx_hal_fmac.h331 #define FMAC_FLAG_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_fmac.h54 #define LL_FMAC_SR_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag …
876 return ((READ_BIT(FMACx->SR, FMAC_SR_X1FULL) == (FMAC_SR_X1FULL)) ? 1UL : 0UL); in LL_FMAC_IsActiveFlag_X1FULL()
Dstm32g4xx_hal_fmac.h331 #define FMAC_FLAG_X1FULL FMAC_SR_X1FULL /*!< X1 Buffer Full Flag */
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_fmac.c2226 if (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) != 0U) in FMAC_WriteDataIncrementPtr()
2254 } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U); in FMAC_WriteDataIncrementPtr()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_fmac.c2226 if (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) != 0U) in FMAC_WriteDataIncrementPtr()
2254 } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U); in FMAC_WriteDataIncrementPtr()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_fmac.c2366 if (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) != 0U) in FMAC_WriteDataIncrementPtr()
2394 } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U); in FMAC_WriteDataIncrementPtr()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_fmac.c2366 if (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) != 0U) in FMAC_WriteDataIncrementPtr()
2394 } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U); in FMAC_WriteDataIncrementPtr()
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h4822 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g411xc.h4987 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g441xx.h5170 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32gbk1cb.h4935 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g431xx.h4949 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g4a1xx.h5334 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g491xx.h5113 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g473xx.h5319 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g471xx.h5184 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g483xx.h5540 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g414xx.h5418 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g474xx.h5452 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro
Dstm32g484xx.h5673 #define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk /*!< X1 buffer full … macro

12