Home
last modified time | relevance | path

Searched refs:FMAC_CR_DMAWEN (Results 1 – 25 of 42) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_fmac.h596 SET_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_EnableDMAReq_WRITE()
607 CLEAR_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_DisableDMAReq_WRITE()
618 return ((READ_BIT(FMACx->CR, FMAC_CR_DMAWEN) == (FMAC_CR_DMAWEN)) ? 1UL : 0UL); in LL_FMAC_IsEnabledDMAReq_WRITE()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_fmac.h596 SET_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_EnableDMAReq_WRITE()
607 CLEAR_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_DisableDMAReq_WRITE()
618 return ((READ_BIT(FMACx->CR, FMAC_CR_DMAWEN) == (FMAC_CR_DMAWEN)) ? 1UL : 0UL); in LL_FMAC_IsEnabledDMAReq_WRITE()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_fmac.h596 SET_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_EnableDMAReq_WRITE()
607 CLEAR_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_DisableDMAReq_WRITE()
618 return ((READ_BIT(FMACx->CR, FMAC_CR_DMAWEN) == (FMAC_CR_DMAWEN)) ? 1UL : 0UL); in LL_FMAC_IsEnabledDMAReq_WRITE()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_fmac.h596 SET_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_EnableDMAReq_WRITE()
607 CLEAR_BIT(FMACx->CR, FMAC_CR_DMAWEN); in LL_FMAC_DisableDMAReq_WRITE()
618 return ((READ_BIT(FMACx->CR, FMAC_CR_DMAWEN) == (FMAC_CR_DMAWEN)) ? 1UL : 0UL); in LL_FMAC_IsEnabledDMAReq_WRITE()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_fmac.c246 #define FMAC_DMA_WEN FMAC_CR_DMAWEN
932 FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \ in HAL_FMAC_FilterStart()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_fmac.c246 #define FMAC_DMA_WEN FMAC_CR_DMAWEN
932 FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \ in HAL_FMAC_FilterStart()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_fmac.c246 #define FMAC_DMA_WEN FMAC_CR_DMAWEN
932 FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \ in HAL_FMAC_FilterStart()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_fmac.c246 #define FMAC_DMA_WEN FMAC_CR_DMAWEN
932 FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \ in HAL_FMAC_FilterStart()
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h4809 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g411xc.h4974 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g441xx.h5157 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32gbk1cb.h4922 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g431xx.h4936 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g4a1xx.h5321 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g491xx.h5100 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g473xx.h5306 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g471xx.h5171 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g483xx.h5527 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g414xx.h5405 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g474xx.h5439 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
Dstm32g484xx.h5660 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA writ… macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h8371 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA… macro
Dstm32u535xx.h7971 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA… macro
Dstm32u575xx.h8644 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA… macro
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h562xx.h8185 #define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk /*!< Enable DMA… macro

12