Home
last modified time | relevance | path

Searched refs:ADC_ISR_AWD1_Pos (Results 1 – 25 of 176) sorted by relevance

12345678

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h570 #define ADC_ISR_AWD1_Pos (7U) macro
571 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f030x8.h586 #define ADC_ISR_AWD1_Pos (7U) macro
587 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f070x6.h615 #define ADC_ISR_AWD1_Pos (7U) macro
616 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f031x6.h580 #define ADC_ISR_AWD1_Pos (7U) macro
581 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f030xc.h602 #define ADC_ISR_AWD1_Pos (7U) macro
603 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f038xx.h579 #define ADC_ISR_AWD1_Pos (7U) macro
580 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f070xb.h638 #define ADC_ISR_AWD1_Pos (7U) macro
639 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f058xx.h685 #define ADC_ISR_AWD1_Pos (7U) macro
686 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f051x8.h686 #define ADC_ISR_AWD1_Pos (7U) macro
687 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f071xb.h720 #define ADC_ISR_AWD1_Pos (7U) macro
721 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h665 #define ADC_ISR_AWD1_Pos (7U) macro
666 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32c031xx.h669 #define ADC_ISR_AWD1_Pos (7U) macro
670 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32c071xx.h746 #define ADC_ISR_AWD1_Pos (7U) macro
747 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h710 #define ADC_ISR_AWD1_Pos (7U) macro
711 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g050xx.h729 #define ADC_ISR_AWD1_Pos (7U) macro
730 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g070xx.h732 #define ADC_ISR_AWD1_Pos (7U) macro
733 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g031xx.h753 #define ADC_ISR_AWD1_Pos (7U) macro
754 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g041xx.h800 #define ADC_ISR_AWD1_Pos (7U) macro
801 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g051xx.h816 #define ADC_ISR_AWD1_Pos (7U) macro
817 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g061xx.h863 #define ADC_ISR_AWD1_Pos (7U) macro
864 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32g071xx.h865 #define ADC_ISR_AWD1_Pos (7U) macro
866 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h778 #define ADC_ISR_AWD1_Pos (7U) macro
779 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32f318xx.h779 #define ADC_ISR_AWD1_Pos (7U) macro
780 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1051 #define ADC_ISR_AWD1_Pos (7U) macro
1052 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */
Dstm32wle5xx.h1051 #define ADC_ISR_AWD1_Pos (7U) macro
1052 #define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */

12345678