Home
last modified time | relevance | path

Searched refs:ADC_CSR_JEOC_SLV_Pos (Results 1 – 25 of 106) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h1907 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
1908 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f318xx.h1908 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
1909 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f302x8.h2016 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2017 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f328xx.h1967 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
1968 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f302xc.h2051 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2052 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f303x8.h1968 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
1969 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f358xx.h2193 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2194 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f303xc.h2235 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2236 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f302xe.h2142 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2143 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f303xe.h2346 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2347 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f398xx.h2302 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2303 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32f334x8.h2153 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2154 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h1991 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
1992 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g411xc.h2028 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2029 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g441xx.h2149 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2150 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32gbk1cb.h2101 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2102 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g431xx.h2115 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2116 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g4a1xx.h2229 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2230 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g491xx.h2195 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2196 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g473xx.h2284 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2285 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g471xx.h2206 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2207 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32g483xx.h2318 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2319 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h2112 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2113 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
Dstm32l412xx.h2077 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2078 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h2592 #define ADC_CSR_JEOC_SLV_Pos (21U) macro
2593 #define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */

12345