/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/ |
D | stm32wbxx_hal_adc_ex.h | 366 …REG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/ |
D | stm32h7rsxx_hal_adc_ex.h | 607 ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/ |
D | stm32h5xx_hal_adc_ex.h | 620 ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/ |
D | stm32mp1xx_hal_adc_ex.h | 463 …REG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/ |
D | stm32l5xx_hal_adc_ex.h | 612 ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/ |
D | stm32h7xx_hal_adc_ex.h | 535 …REG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/ |
D | stm32l4xx_hal_adc_ex.h | 642 ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/ |
D | stm32g4xx_hal_adc_ex.h | 670 ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos)
|
/hal_stm32-latest/stm32cube/stm32f3xx/soc/ |
D | stm32f301x8.h | 915 #define ADC_CFGR_DISCEN_Pos (16U) macro 916 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32f318xx.h | 916 #define ADC_CFGR_DISCEN_Pos (16U) macro 917 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32f302x8.h | 1024 #define ADC_CFGR_DISCEN_Pos (16U) macro 1025 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32f328xx.h | 975 #define ADC_CFGR_DISCEN_Pos (16U) macro 976 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32f302xc.h | 1059 #define ADC_CFGR_DISCEN_Pos (16U) macro 1060 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32f303x8.h | 976 #define ADC_CFGR_DISCEN_Pos (16U) macro 977 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32f358xx.h | 1049 #define ADC_CFGR_DISCEN_Pos (16U) macro 1050 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
/hal_stm32-latest/stm32cube/stm32wbxx/soc/ |
D | stm32wb50xx.h | 1130 #define ADC_CFGR_DISCEN_Pos (16U) macro 1131 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32wb30xx.h | 1129 #define ADC_CFGR_DISCEN_Pos (16U) macro 1130 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32wb35xx.h | 1321 #define ADC_CFGR_DISCEN_Pos (16U) macro 1322 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
/hal_stm32-latest/stm32cube/stm32g4xx/soc/ |
D | stm32g411xb.h | 1241 #define ADC_CFGR_DISCEN_Pos (16U) macro 1242 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32g411xc.h | 1278 #define ADC_CFGR_DISCEN_Pos (16U) macro 1279 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32g441xx.h | 1399 #define ADC_CFGR_DISCEN_Pos (16U) macro 1400 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32gbk1cb.h | 1351 #define ADC_CFGR_DISCEN_Pos (16U) macro 1352 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32g431xx.h | 1365 #define ADC_CFGR_DISCEN_Pos (16U) macro 1366 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
/hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
D | stm32l422xx.h | 1233 #define ADC_CFGR_DISCEN_Pos (16U) macro 1234 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|
D | stm32l412xx.h | 1198 #define ADC_CFGR_DISCEN_Pos (16U) macro 1199 #define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */
|