Home
last modified time | relevance | path

Searched refs:DMA_ISR_GIF1_Pos (Results 1 – 25 of 149) sorted by relevance

123456

/hal_stm32-3.5.0/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h2832 #define DMA_ISR_GIF1_Pos (0U) macro
2833 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f101xb.h2894 #define DMA_ISR_GIF1_Pos (0U) macro
2895 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f100xb.h3046 #define DMA_ISR_GIF1_Pos (0U) macro
3047 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f102x6.h2881 #define DMA_ISR_GIF1_Pos (0U) macro
2882 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f100xe.h3393 #define DMA_ISR_GIF1_Pos (0U) macro
3394 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f101xe.h3289 #define DMA_ISR_GIF1_Pos (0U) macro
3290 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f101xg.h3365 #define DMA_ISR_GIF1_Pos (0U) macro
3366 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
/hal_stm32-3.5.0/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h960 #define DMA_ISR_GIF1_Pos (0U) macro
961 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f030x8.h982 #define DMA_ISR_GIF1_Pos (0U) macro
983 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f070x6.h1005 #define DMA_ISR_GIF1_Pos (0U) macro
1006 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f070xb.h1037 #define DMA_ISR_GIF1_Pos (0U) macro
1038 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f030xc.h1001 #define DMA_ISR_GIF1_Pos (0U) macro
1002 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f031x6.h976 #define DMA_ISR_GIF1_Pos (0U) macro
977 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f038xx.h975 #define DMA_ISR_GIF1_Pos (0U) macro
976 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32f058xx.h1416 #define DMA_ISR_GIF1_Pos (0U) macro
1417 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
/hal_stm32-3.5.0/stm32cube/stm32l0xx/soc/
Dstm32l031xx.h1090 #define DMA_ISR_GIF1_Pos (0U) macro
1091 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l051xx.h1131 #define DMA_ISR_GIF1_Pos (0U) macro
1132 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l010x4.h973 #define DMA_ISR_GIF1_Pos (0U) macro
974 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l010xb.h989 #define DMA_ISR_GIF1_Pos (0U) macro
990 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l010x6.h979 #define DMA_ISR_GIF1_Pos (0U) macro
980 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l041xx.h1218 #define DMA_ISR_GIF1_Pos (0U) macro
1219 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l010x8.h981 #define DMA_ISR_GIF1_Pos (0U) macro
982 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l011xx.h1078 #define DMA_ISR_GIF1_Pos (0U) macro
1079 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l021xx.h1206 #define DMA_ISR_GIF1_Pos (0U) macro
1207 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
Dstm32l081xx.h1290 #define DMA_ISR_GIF1_Pos (0U) macro
1291 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */

123456