Home
last modified time | relevance | path

Searched refs:DMA_IFCR_CTCIF4_Pos (Results 1 – 25 of 149) sorted by relevance

123456

/hal_stm32-3.5.0/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h2957 #define DMA_IFCR_CTCIF4_Pos (13U) macro
2958 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f101xb.h3019 #define DMA_IFCR_CTCIF4_Pos (13U) macro
3020 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f100xb.h3171 #define DMA_IFCR_CTCIF4_Pos (13U) macro
3172 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f102x6.h3006 #define DMA_IFCR_CTCIF4_Pos (13U) macro
3007 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f100xe.h3518 #define DMA_IFCR_CTCIF4_Pos (13U) macro
3519 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f101xe.h3414 #define DMA_IFCR_CTCIF4_Pos (13U) macro
3415 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f101xg.h3490 #define DMA_IFCR_CTCIF4_Pos (13U) macro
3491 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
/hal_stm32-3.5.0/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h1061 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1062 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f030x8.h1083 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1084 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f070x6.h1106 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1107 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f070xb.h1138 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1139 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f030xc.h1102 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1103 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f031x6.h1077 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1078 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f038xx.h1076 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1077 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32f058xx.h1517 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1518 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
/hal_stm32-3.5.0/stm32cube/stm32l0xx/soc/
Dstm32l031xx.h1215 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1216 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l051xx.h1256 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1257 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l010x4.h1098 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1099 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l010xb.h1114 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1115 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l010x6.h1104 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1105 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l041xx.h1343 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1344 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l010x8.h1106 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1107 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l011xx.h1179 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1180 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l021xx.h1307 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1308 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
Dstm32l081xx.h1415 #define DMA_IFCR_CTCIF4_Pos (13U) macro
1416 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */

123456