Home
last modified time | relevance | path

Searched refs:MCG_C2_IRCS_MASK (Results 1 – 25 of 44) sorted by relevance

12

/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
Dsystem_MKW41Z4.c161 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c619 MCG->C2 = ((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
629 MCG->C2 = (MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs)); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
Dsystem_MKW21Z4.c160 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
Dsystem_MKW31Z4.c161 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
Dsystem_MKL25Z4.c201 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c637 MCG->C2 = ((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
647 MCG->C2 = (MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs)); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
Dsystem_MKV58F24.c179 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x0U) { in SystemCoreClockUpdate()
Dfsl_clock.c790 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
801 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs))); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
Dsystem_MKV56F24.c179 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x0U) { in SystemCoreClockUpdate()
Dfsl_clock.c790 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
801 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs))); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
Dsystem_MK22F51212.c205 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c897 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
908 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs))); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MK64F12/
Dsystem_MK64F12.c209 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c864 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
875 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs))); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
Dsystem_MK80F25615.c185 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
Dsystem_MK82F25615.c179 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
/hal_nxp-2.7.6/mcux/devices/MK66F18/
Dsystem_MK66F18.c209 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c710 assert((MCG->C2 & MCG_C2_IRCS_MASK) == 0U); in CLOCK_EnableUsbhs0PhyPllClock()
1122 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
1133 MCG->C2 = (uint8_t)((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs))); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dsystem_MKW22D5.c214 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c690 MCG->C2 = ((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
700 MCG->C2 = (MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs)); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dsystem_MKW24D5.c214 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
Dfsl_clock.c690 MCG->C2 = ((MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(kMCG_IrcSlow))); in CLOCK_SetInternalRefClkConfig()
700 MCG->C2 = (MCG->C2 & ~MCG_C2_IRCS_MASK) | (MCG_C2_IRCS(ircs)); in CLOCK_SetInternalRefClkConfig()
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
Dsystem_MKW30Z4.c277 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
Dsystem_MKW20Z4.c277 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
Dsystem_MKW40Z4.c277 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U) { in SystemCoreClockUpdate()

12