Home
last modified time | relevance | path

Searched refs:SRSS_ADFT_PIN1_PORT (Results 1 – 25 of 44) sorted by relevance

12

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_psoc6_03_49_wlcsp.h241 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_fx3g2_104_lga.h244 #define SRSS_ADFT_PIN1_PORT 13u macro
Dgpio_fx3g2_169_bga.h277 #define SRSS_ADFT_PIN1_PORT 13u macro
Dgpio_psoc6_03_68_qfn.h316 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_tviibe1m_64_lqfp.h356 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_psoc6_04_64_tqfp.h351 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_psoc6_04_68_qfn.h357 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_psoc6_01_68_qfn_ble.h295 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_tviibe2m_64_lqfp.h356 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_psoc6_03_100_tqfp.h358 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_tviibe4m_64_lqfp.h356 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_psoc6_04_80_m_csp.h396 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_psoc6_04_80_tqfp.h382 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_psoc6_02_68_qfn.h365 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_tviibe1m_80_lqfp.h428 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_tviibe2m_80_lqfp.h428 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_tviibe4m_80_lqfp.h428 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_psoc6_01_80_wlcsp.h415 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_tviibe1m_100_lqfp.h502 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_tviibe2m_100_lqfp.h502 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_tviibe4m_100_lqfp.h502 #define SRSS_ADFT_PIN1_PORT 23u macro
Dgpio_psoc6_01_104_m_csp_ble.h433 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_psoc6_01_104_m_csp_ble_usb.h447 #define SRSS_ADFT_PIN1_PORT 10u macro
Dgpio_psoc6_01_116_bga_usb.h477 #define SRSS_ADFT_PIN1_PORT 10u macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dgpio_xmc7100_100_teqfp.h472 #define SRSS_ADFT_PIN1_PORT 23u macro

12