Home
last modified time | relevance | path

Searched refs:CPUSS_IPC_IPC_NR (Results 1 – 15 of 15) sorted by relevance

/hal_infineon-latest/mtb-hal-cat1/include_pvt/
Dcyhal_ipc_impl.h50 #if defined (CPUSS_IPC_IPC_NR) && (CPUSS_IPC_IPC_NR > 0)
51 #define _CYHAL_IPC_DRV_CHANNELS (CPUSS_IPC_IPC_NR)
59 #define _CYHAL_IPC_DRV_CHANNELS (CPUSS_IPC_IPC_NR)
Dcyhal_hw_resources.h150 #define CYHAL_DRIVER_AVAILABLE_IPC ((CPUSS_IPC_IPC_NR > 0) || (CY_IP_MXIPC_INSTANCES > 0))
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dcy_device.h1640 #if defined (CPUSS_IPC_IPC_NR) && (CPUSS_IPC_IPC_NR > 0) && (CPUSS_IPC_IPC_NR <= 8)
1652 #if defined (CPUSS_IPC_IPC_NR) && (CPUSS_IPC_IPC_NR > 0) && (CPUSS_IPC_IPC_NR <= 8)
Dpsoc6_01_config.h1797 #define CPUSS_IPC_IPC_NR 16u macro
Dpsoc6_03_config.h1523 #define CPUSS_IPC_IPC_NR 16u macro
Dpsoc6_04_config.h1491 #define CPUSS_IPC_IPC_NR 16u macro
Dpsoc6_02_config.h1998 #define CPUSS_IPC_IPC_NR 16u macro
Dfx3g2_config.h2161 #define CPUSS_IPC_IPC_NR 16u macro
Dtviibe1m_config.h1972 #define CPUSS_IPC_IPC_NR 8u macro
Dtviibe2m_config.h2131 #define CPUSS_IPC_IPC_NR 8u macro
Dtviibe4m_config.h2136 #define CPUSS_IPC_IPC_NR 8u macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dcy_device.h2107 #define CY_IPC_CHANNELS CPUSS_IPC_IPC_NR
2108 #define CY_IPC_CHANNELS_PER_INSTANCE CPUSS_IPC_IPC_NR
2111 #define CY_IPC_IP0_CH CPUSS_IPC_IPC_NR
Dxmc7100_config.h2283 #define CPUSS_IPC_IPC_NR 8u macro
Dtviic2d6m_config.h2433 #define CPUSS_IPC_IPC_NR 8u macro
Dxmc7200_config.h2868 #define CPUSS_IPC_IPC_NR 8u macro