Searched refs:cache (Results 1 – 25 of 82) sorted by relevance
1234
/hal_espressif-latest/components/esp_system/port/soc/esp32s2/ |
D | Kconfig.cache | 4 prompt "Instruction cache size" 7 Instruction cache size to be set on application startup. 8 If you use 8KB instruction cache rather than 16KB instruction cache, 18 prompt "Instruction cache line size" 21 Instruction cache line size to be set on application startup. 30 prompt "Data cache size" 33 Data cache size to be set on application startup. 34 If you use 0KB data cache, the other 16KB will be added to the heap 35 … If you use 8KB data cache rather than 16KB data cache, the other 8KB will be added to the heap 47 prompt "Data cache line size" [all …]
|
/hal_espressif-latest/components/esp_system/port/soc/esp32s3/ |
D | Kconfig.cache | 4 prompt "Instruction cache size" 7 Instruction cache size to be set on application startup. 8 If you use 16KB instruction cache rather than 32KB instruction cache, 23 prompt "Instruction cache associated ways" 26 Instruction cache associated ways to be set on application startup. 40 prompt "Instruction cache line size" 43 Instruction cache line size to be set on application startup. 62 If enabled, instruction cache will use wrap mode to read spi flash or spi ram. 67 prompt "Data cache size" 70 Data cache size to be set on application startup. [all …]
|
/hal_espressif-latest/components/esp_psram/ |
D | CMakeLists.txt | 40 target_compile_options(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-issue) 42 target_link_libraries(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-issue) 46 target_compile_options(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-strategy=dupldst) 47 target_link_libraries(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-strategy=dupldst) 50 target_compile_options(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-strategy=memw) 51 target_link_libraries(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-strategy=memw) 54 target_compile_options(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-strategy=nops) 55 target_link_libraries(${COMPONENT_LIB} PUBLIC -mfix-esp32-psram-cache-strategy=nops)
|
D | project_include.cmake | 6 idf_build_set_property(COMPILE_OPTIONS "-mfix-esp32-psram-cache-issue" APPEND) 9 idf_build_set_property(COMPILE_OPTIONS "-mfix-esp32-psram-cache-strategy=dupldst" APPEND) 12 idf_build_set_property(COMPILE_OPTIONS "-mfix-esp32-psram-cache-strategy=memw" APPEND) 15 idf_build_set_property(COMPILE_OPTIONS "-mfix-esp32-psram-cache-strategy=nops" APPEND)
|
/hal_espressif-latest/components/esp_system/port/soc/esp32c2/ |
D | Kconfig.cache | 6 prompt "Instruction cache wrap" 8 If enabled, instruction cache will use wrap mode to read spi flash.
|
/hal_espressif-latest/tools/esptool_py/esptool/targets/ |
D | esp32s3beta2.py | 33 self.cache = rom_loader.cache
|
D | esp32h2beta2.py | 39 self.cache = rom_loader.cache
|
D | esp32h2.py | 105 self.cache = rom_loader.cache
|
D | esp32c5beta3.py | 125 self.cache = rom_loader.cache
|
D | esp32c61.py | 140 self.cache = rom_loader.cache
|
D | esp32c2.py | 181 self.cache = rom_loader.cache
|
D | esp32c5.py | 186 self.cache = rom_loader.cache
|
D | esp32h2beta1.py | 182 self.cache = rom_loader.cache
|
D | esp8266.py | 195 self.cache = rom_loader.cache
|
D | esp32c6.py | 212 self.cache = rom_loader.cache
|
D | esp32p4.py | 224 self.cache = rom_loader.cache
|
/hal_espressif-latest/tools/idf_monitor/idf_monitor_base/ |
D | output_helpers.py | 71 cache = CMakeCache.from_build_dir(build_dir) 74 toolchain_path = cache['CMAKE_ADDR2LINE']
|
/hal_espressif-latest/components/esp_psram/esp32/ |
D | Kconfig.spiram | 65 bool "Enable workaround for bug in SPI RAM cache for Rev1 ESP32s" 70 … when the cache line needs to be fetched from external RAM and an interrupt occurs. This enables a 71 … fix in the compiler (-mfix-esp32-psram-cache-issue) that makes sure the specific code that is 79 menu "SPIRAM cache workaround debugging" 120 … Putting these function in IRAM will allow them to be called when flash cache is disabled 130 … Putting these function in IRAM will allow them to be called when flash cache is disabled 139 … Putting these function in IRAM will allow them to be called when flash cache is disabled 149 … Putting these function in IRAM will allow them to be called when flash cache is disabled 160 … Putting these function in IRAM will allow them to be called when flash cache is disabled 171 … Putting these function in IRAM will allow them to be called when flash cache is disabled [all …]
|
/hal_espressif-latest/components/esp_rom/patches/ |
D | esp_rom_spiflash.c | 705 …iflash_cache_mode_config(esp_rom_spiflash_read_mode_t mode, const esp_rom_opiflash_spi0rd_t *cache) in esp_rom_opiflash_cache_mode_config() argument 711 if (cache) { in esp_rom_opiflash_cache_mode_config() 712 esp_rom_spi_set_address_bit_len(0, cache->addr_bit_len); in esp_rom_opiflash_cache_mode_config() 716 if (cache->dummy_bit_len == 0) { in esp_rom_opiflash_cache_mode_config() 720 …REG_SET_FIELD(SPI_MEM_USER1_REG(0), SPI_MEM_USR_DUMMY_CYCLELEN, cache->dummy_bit_len - 1 + rom_spi… in esp_rom_opiflash_cache_mode_config() 722 REG_SET_FIELD(SPI_MEM_USER2_REG(0), SPI_MEM_USR_COMMAND_VALUE, cache->cmd); in esp_rom_opiflash_cache_mode_config() 723 REG_SET_FIELD(SPI_MEM_USER2_REG(0), SPI_MEM_USR_COMMAND_BITLEN, cache->cmd_bit_len - 1); in esp_rom_opiflash_cache_mode_config() 724 REG_SET_FIELD(SPI_MEM_DDR_REG(0), SPI_MEM_SPI_FMEM_VAR_DUMMY, cache->var_dummy_en); in esp_rom_opiflash_cache_mode_config()
|
/hal_espressif-latest/components/esp_system/port/soc/linux/ |
D | Kconfig.system | 1 # Original Kconfig has settings related to brownout, rom and cache. All non-existent on Linux.
|
/hal_espressif-latest/components/bt/ |
D | Kconfig | 93 int "Size of the cache used for HCI data in Bluetooth HCI debug mode (N*1024 bytes)" 97 … This option is to configure the buffer size of the hci data steam cache in hci debug mode. 102 int "Size of the cache used for adv report in Bluetooth HCI debug mode (N*1024 bytes)" 106 … This option is to configure the buffer size of the hci adv report cache in hci debug mode.
|
/hal_espressif-latest/components/esp_system/ld/esp32c2/ |
D | memory.ld.in | 28 …* All these values assume the flash cache is on, and have the blocks this uses subtracted from th… 42 * Flash cache has 64KB pages. The .bin file which is flashed to the chip 44 * header. Setting this offset makes it simple to meet the flash cache MMU's
|
/hal_espressif-latest/tools/esptool_py/esptool/ |
D | loader.py | 324 self.cache = { 553 if self.cache["usb_pid"] is not None: 554 return self.cache["usb_pid"] 583 self.cache["usb_pid"] = p.pid 984 if self.cache["flash_id"] is None: 986 self.cache["flash_id"] = self.run_spiflash_command(SPIFLASH_RDID, b"", 24) 987 return self.cache["flash_id"] 1007 if self.cache["chip_id"] is None: 1014 self.cache["chip_id"] = res[9] # 2/4 status bytes invariant 1015 return self.cache["chip_id"] [all …]
|
/hal_espressif-latest/components/esp_system/ld/esp32s3/ |
D | memory.ld.in | 24 * D cache use the memory from high address, so when it's configured to 16K/32K, the region 56 …* All these values assume the flash cache is on, and have the blocks this uses subtracted from th… 70 * Flash cache has 64KB pages. The .bin file which is flashed to the chip 72 * header. Setting this offset makes it simple to meet the flash cache MMU's
|
/hal_espressif-latest/components/esp_system/ld/esp32c6/ |
D | memory.ld.in | 45 …* All these values assume the flash cache is on, and have the blocks this uses subtracted from th… 59 * Flash cache has 64KB pages. The .bin file which is flashed to the chip 61 * header. Setting this offset makes it simple to meet the flash cache MMU's
|
1234