Home
last modified time | relevance | path

Searched refs:base (Results 1 – 25 of 38) sorted by relevance

12

/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_pio/inc/
Daltera_avalon_pio_regs.h34 #define IOADDR_ALTERA_AVALON_PIO_DATA(base) __IO_CALC_ADDRESS_NATIVE(base, 0) argument
35 #define IORD_ALTERA_AVALON_PIO_DATA(base) IORD(base, 0) argument
36 #define IOWR_ALTERA_AVALON_PIO_DATA(base, data) IOWR(base, 0, data) argument
38 #define IOADDR_ALTERA_AVALON_PIO_DIRECTION(base) __IO_CALC_ADDRESS_NATIVE(base, 1) argument
39 #define IORD_ALTERA_AVALON_PIO_DIRECTION(base) IORD(base, 1) argument
40 #define IOWR_ALTERA_AVALON_PIO_DIRECTION(base, data) IOWR(base, 1, data) argument
42 #define IOADDR_ALTERA_AVALON_PIO_IRQ_MASK(base) __IO_CALC_ADDRESS_NATIVE(base, 2) argument
43 #define IORD_ALTERA_AVALON_PIO_IRQ_MASK(base) IORD(base, 2) argument
44 #define IOWR_ALTERA_AVALON_PIO_IRQ_MASK(base, data) IOWR(base, 2, data) argument
46 #define IOADDR_ALTERA_AVALON_PIO_EDGE_CAP(base) __IO_CALC_ADDRESS_NATIVE(base, 3) argument
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_timer/inc/
Daltera_avalon_timer_regs.h36 #define IOADDR_ALTERA_AVALON_TIMER_STATUS(base) \ argument
37 __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_TIMER_STATUS_REG)
38 #define IORD_ALTERA_AVALON_TIMER_STATUS(base) \ argument
39 IORD(base, ALTERA_AVALON_TIMER_STATUS_REG)
40 #define IOWR_ALTERA_AVALON_TIMER_STATUS(base, data) \ argument
41 IOWR(base, ALTERA_AVALON_TIMER_STATUS_REG, data)
49 #define IOADDR_ALTERA_AVALON_TIMER_CONTROL(base) \ argument
50 __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_TIMER_CONTROL_REG)
51 #define IORD_ALTERA_AVALON_TIMER_CONTROL(base) \ argument
52 IORD(base, ALTERA_AVALON_TIMER_CONTROL_REG)
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_i2c/inc/
Daltera_avalon_i2c_regs.h34 #define IORMW(base, reg, data, mask) IOWR(base,reg,(IORD(base,reg) & (~ma… argument
37 #define IOADDR_ALT_AVALON_I2C_TFR_CMD(base) __IO_CALC_ADDRESS_NATIVE(base, ALT_AVAL… argument
38 #define IORD_ALT_AVALON_I2C_TFR_CMD(base) IORD(base, ALT_AVALON_I2C_TFR_CMD_REG) argument
39 #define IOWR_ALT_AVALON_I2C_TFR_CMD(base, data) IOWR(base, ALT_AVALON_I2C_TFR_CMD_REG, … argument
51 #define IOADDR_ALT_AVALON_I2C_RX_DATA(base) __IO_CALC_ADDRESS_NATIVE(base, ALT_AVAL… argument
52 #define IORD_ALT_AVALON_I2C_RX_DATA(base) IORD(base, ALT_AVALON_I2C_RX_DATA_REG) argument
53 #define IOWR_ALT_AVALON_I2C_RX_DATA(base, data) IOWR(base, ALT_AVALON_I2C_RX_DATA_REG, … argument
58 #define IOADDR_ALT_AVALON_I2C_CTRL(base) __IO_CALC_ADDRESS_NATIVE(base, ALT_AVAL… argument
59 #define IORD_ALT_AVALON_I2C_CTRL(base) IORD(base, ALT_AVALON_I2C_CTRL_REG) argument
60 #define IOWR_ALT_AVALON_I2C_CTRL(base, data) IOWR(base, ALT_AVALON_I2C_CTRL_REG, dat… argument
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_epcq_controller/inc/
Daltera_epcq_controller_regs.h47 #define IOADDR_ALTERA_EPCQ_CONTROLLER_STATUS(base) \ argument
48 __IO_CALC_ADDRESS_DYNAMIC(base, ALTERA_EPCQ_CONTROLLER_STATUS_REG)
50 #define IORD_ALTERA_EPCQ_CONTROLLER_STATUS(base) \ argument
51 IORD_32DIRECT(base, ALTERA_EPCQ_CONTROLLER_STATUS_REG)
53 #define IOWR_ALTERA_EPCQ_CONTROLLER_STATUS(base, data) \ argument
54 IOWR_32DIRECT(base, ALTERA_EPCQ_CONTROLLER_STATUS_REG, data)
83 #define IOADDR_ALTERA_EPCQ_CONTROLLER_SID(base) \ argument
84 __IO_CALC_ADDRESS_DYNAMIC(base, ALTERA_EPCQ_CONTROLLER_SID_REG)
86 #define IORD_ALTERA_EPCQ_CONTROLLER_SID(base) \ argument
87 IORD_32DIRECT(base, ALTERA_EPCQ_CONTROLLER_SID_REG)
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_generic_qspi_controller2/inc/
Daltera_generic_quad_spi_controller2_regs.h47 #define IOADDR_ALTERA_QSPI_CONTROLLER2_STATUS(base) \ argument
48 __IO_CALC_ADDRESS_DYNAMIC(base, ALTERA_QSPI_CONTROLLER2_STATUS_REG)
50 #define IORD_ALTERA_QSPI_CONTROLLER2_STATUS(base) \ argument
51 IORD_32DIRECT(base, ALTERA_QSPI_CONTROLLER2_STATUS_REG)
53 #define IOWR_ALTERA_QSPI_CONTROLLER2_STATUS(base, data) \ argument
54 IOWR_32DIRECT(base, ALTERA_QSPI_CONTROLLER2_STATUS_REG, data)
83 #define IOADDR_ALTERA_QSPI_CONTROLLER2_SID(base) \ argument
84 __IO_CALC_ADDRESS_DYNAMIC(base, ALTERA_QSPI_CONTROLLER2_SID_REG)
86 #define IORD_ALTERA_QSPI_CONTROLLER2_SID(base) \ argument
87 IORD_32DIRECT(base, ALTERA_QSPI_CONTROLLER2_SID_REG)
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_spi/inc/
Daltera_avalon_spi_regs.h35 #define IOADDR_ALTERA_AVALON_SPI_RXDATA(base) __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_… argument
36 #define IORD_ALTERA_AVALON_SPI_RXDATA(base) IORD(base, ALTERA_AVALON_SPI_RXDATA_REG) argument
37 #define IOWR_ALTERA_AVALON_SPI_RXDATA(base, data) IOWR(base, ALTERA_AVALON_SPI_RXDATA_REG, data) argument
40 #define IOADDR_ALTERA_AVALON_SPI_TXDATA(base) __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_… argument
41 #define IORD_ALTERA_AVALON_SPI_TXDATA(base) IORD(base, ALTERA_AVALON_SPI_TXDATA_REG) argument
42 #define IOWR_ALTERA_AVALON_SPI_TXDATA(base, data) IOWR(base, ALTERA_AVALON_SPI_TXDATA_REG, data) argument
45 #define IOADDR_ALTERA_AVALON_SPI_STATUS(base) __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_… argument
46 #define IORD_ALTERA_AVALON_SPI_STATUS(base) IORD(base, ALTERA_AVALON_SPI_STATUS_REG) argument
47 #define IOWR_ALTERA_AVALON_SPI_STATUS(base, data) IOWR(base, ALTERA_AVALON_SPI_STATUS_REG, data) argument
63 #define IOADDR_ALTERA_AVALON_SPI_CONTROL(base) __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_… argument
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_uart/inc/
Daltera_avalon_uart_regs.h35 #define IOADDR_ALTERA_AVALON_UART_RXDATA(base) \ argument
36 __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_UART_RXDATA_REG)
37 #define IORD_ALTERA_AVALON_UART_RXDATA(base) \ argument
38 IORD(base, ALTERA_AVALON_UART_RXDATA_REG)
39 #define IOWR_ALTERA_AVALON_UART_RXDATA(base, data) \ argument
40 IOWR(base, ALTERA_AVALON_UART_RXDATA_REG, data)
43 #define IOADDR_ALTERA_AVALON_UART_TXDATA(base) \ argument
44 __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_UART_TXDATA_REG)
45 #define IORD_ALTERA_AVALON_UART_TXDATA(base) \ argument
46 IORD(base, ALTERA_AVALON_UART_TXDATA_REG)
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_sgdma/inc/
Daltera_avalon_sgdma_regs.h34 #define IOADDR_ALTERA_AVALON_SGDMA_STATUS(base) __IO_CALC_ADDRESS_DYNAMIC(base, 0) argument
35 #define IORD_ALTERA_AVALON_SGDMA_STATUS(base) IORD(base, 0) argument
36 #define IOWR_ALTERA_AVALON_SGDMA_STATUS(base, data) IOWR(base, 0, data) argument
49 #define IOADDR_ALTERA_AVALON_SGDMA_VERSION(base) __IO_CALC_ADDRESS_DYNAMIC(base, 1) argument
50 #define IORD_ALTERA_AVALON_SGDMA_VERSION(base) IORD(base, 1) argument
51 #define IOWR_ALTERA_AVALON_SGDMA_VERSION(base, data) IOWR(base, 1, data) argument
56 #define IOADDR_ALTERA_AVALON_SGDMA_CONTROL(base) __IO_CALC_ADDRESS_DYNAMIC(base, 4) argument
57 #define IORD_ALTERA_AVALON_SGDMA_CONTROL(base) IORD(base, 4) argument
58 #define IOWR_ALTERA_AVALON_SGDMA_CONTROL(base, data) IOWR(base, 4, data) argument
88 #define IOADDR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(base) __IO_CALC_ADDRESS_DYNAMIC(base, 8) argument
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_timer/HAL/src/
Daltera_avalon_timer_ts.c64 void* base = altera_avalon_timer_ts_base; in alt_timestamp_start() local
73 IOWR_ALTERA_AVALON_TIMER_CONTROL (base,ALTERA_AVALON_TIMER_CONTROL_STOP_MSK); in alt_timestamp_start()
74 IOWR_ALTERA_AVALON_TIMER_PERIOD_0 (base, 0xFFFF); in alt_timestamp_start()
75 IOWR_ALTERA_AVALON_TIMER_PERIOD_1 (base, 0xFFFF);; in alt_timestamp_start()
76 IOWR_ALTERA_AVALON_TIMER_PERIOD_2 (base, 0xFFFF); in alt_timestamp_start()
77 IOWR_ALTERA_AVALON_TIMER_PERIOD_3 (base, 0xFFFF); in alt_timestamp_start()
78 IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); in alt_timestamp_start()
80 IOWR_ALTERA_AVALON_TIMER_CONTROL (base,ALTERA_AVALON_TIMER_CONTROL_STOP_MSK); in alt_timestamp_start()
81 IOWR_ALTERA_AVALON_TIMER_PERIODL (base, 0xFFFF); in alt_timestamp_start()
82 IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF); in alt_timestamp_start()
[all …]
Daltera_avalon_timer_sc.c52 static void alt_avalon_timer_sc_irq (void* base) in alt_avalon_timer_sc_irq() argument
54 static void alt_avalon_timer_sc_irq (void* base, alt_u32 id) in alt_avalon_timer_sc_irq()
60 IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0); in alt_avalon_timer_sc_irq()
67 IORD_ALTERA_AVALON_TIMER_CONTROL (base); in alt_avalon_timer_sc_irq()
87 void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, in alt_avalon_timer_sc_init() argument
96 IOWR_ALTERA_AVALON_TIMER_CONTROL (base, in alt_avalon_timer_sc_init()
104 base, NULL); in alt_avalon_timer_sc_init()
106 alt_irq_register (irq, base, alt_avalon_timer_sc_irq); in alt_avalon_timer_sc_init()
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_sysid/inc/
Daltera_avalon_sysid_regs.h34 #define IOADDR_ALTERA_AVALON_SYSID_ID(base) __IO_CALC_ADDRESS_NATIVE(base, 0) argument
35 #define IORD_ALTERA_AVALON_SYSID_ID(base) IORD(base, 0) argument
37 #define IOADDR_ALTERA_AVALON_SYSID_TIMESTAMP(base) __IO_CALC_ADDRESS_NATIVE(base, 1) argument
38 #define IORD_ALTERA_AVALON_SYSID_TIMESTAMP(base) IORD(base, 1) argument
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_msgdma/inc/
Daltera_msgdma_descriptor_regs.h128 #define IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(base, data) \ argument
129 IOWR_32DIRECT(base, ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_REG, data)
130 #define IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(base, data) \ argument
131 IOWR_32DIRECT(base, ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_REG, data)
132 #define IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(base, data) \ argument
133 IOWR_32DIRECT(base, ALTERA_MSGDMA_DESCRIPTOR_LENGTH_REG, data)
136 #define IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(base, data) \ argument
137 IOWR_32DIRECT(base, ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD_REG, data)
138 #define IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(base, data) \ argument
139 IOWR_16DIRECT(base, ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_REG, data)
[all …]
Daltera_msgdma_csr_regs.h154 #define IOWR_ALTERA_MSGDMA_CSR_STATUS(base, data) \ argument
155 IOWR_32DIRECT(base, ALTERA_MSGDMA_CSR_STATUS_REG, data)
156 #define IOWR_ALTERA_MSGDMA_CSR_CONTROL(base, data) \ argument
157 IOWR_32DIRECT(base, ALTERA_MSGDMA_CSR_CONTROL_REG, data)
158 #define IORD_ALTERA_MSGDMA_CSR_STATUS(base) \ argument
159 IORD_32DIRECT(base, ALTERA_MSGDMA_CSR_STATUS_REG)
160 #define IORD_ALTERA_MSGDMA_CSR_CONTROL(base) \ argument
161 IORD_32DIRECT(base, ALTERA_MSGDMA_CSR_CONTROL_REG)
162 #define IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(base) \ argument
163 IORD_32DIRECT(base, ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL_REG)
[all …]
Daltera_msgdma_prefetcher_regs.h263 #define IORD_ALT_MSGDMA_PREFETCHER_CONTROL(base) \ argument
264 IORD_32DIRECT(base, ALT_MSGDMA_PREFETCHER_CONTROL_OFST)
265 #define IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(base, data) \ argument
266 IOWR_32DIRECT(base, ALT_MSGDMA_PREFETCHER_CONTROL_OFST, data)
268 #define IORD_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(base) \ argument
269 IORD_32DIRECT(base, ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW_OFST)
270 #define IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(base, data) \ argument
271 IOWR_32DIRECT(base, ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW_OFST, data)
273 #define IORD_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(base) \ argument
274 IORD_32DIRECT(base, ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH_OFST)
[all …]
Daltera_msgdma_response_regs.h59 #define IORD_ALTERA_MSGDMA_RESPONSE_ACTUAL_BYTES_TRANSFERRED(base) \ argument
60 IORD_32DIRECT(base, ALTERA_MSGDMA_RESPONSE_ACTUAL_BYTES_TRANSFERRED_REG)
62 #define IORD_ALTERA_MSGDMA_RESPONSE_ERRORS_REG(base) \ argument
63 IORD_32DIRECT(base, ALTERA_MSGDMA_RESPONSE_ERRORS_REG)
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_jtag_uart/inc/
Daltera_avalon_jtag_uart_regs.h35 #define IOADDR_ALTERA_AVALON_JTAG_UART_DATA(base) \ argument
36 __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_JTAG_UART_DATA_REG)
37 #define IORD_ALTERA_AVALON_JTAG_UART_DATA(base) \ argument
38 IORD(base, ALTERA_AVALON_JTAG_UART_DATA_REG)
39 #define IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, data) \ argument
40 IOWR(base, ALTERA_AVALON_JTAG_UART_DATA_REG, data)
51 #define IOADDR_ALTERA_AVALON_JTAG_UART_CONTROL(base) \ argument
52 __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_JTAG_UART_CONTROL_REG)
53 #define IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) \ argument
54 IORD(base, ALTERA_AVALON_JTAG_UART_CONTROL_REG)
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_spi/HAL/src/
Daltera_avalon_spi.c39 int alt_avalon_spi_command(alt_u32 base, alt_u32 slave, in alt_avalon_spi_command() argument
62 IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave); in alt_avalon_spi_command()
66 IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK); in alt_avalon_spi_command()
74 IORD_ALTERA_AVALON_SPI_RXDATA(base); in alt_avalon_spi_command()
82 status = IORD_ALTERA_AVALON_SPI_STATUS(base); in alt_avalon_spi_command()
92 IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++); in alt_avalon_spi_command()
96 IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0); in alt_avalon_spi_command()
104 alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base); in alt_avalon_spi_command()
121 status = IORD_ALTERA_AVALON_SPI_STATUS(base); in alt_avalon_spi_command()
129 IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0); in alt_avalon_spi_command()
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_sgdma/HAL/src/
Daltera_avalon_sgdma.c89 if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) & in alt_avalon_sgdma_do_async_transfer()
95 IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, in alt_avalon_sgdma_do_async_transfer()
96 (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) & in alt_avalon_sgdma_do_async_transfer()
103 IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF); in alt_avalon_sgdma_do_async_transfer()
106 IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc); in alt_avalon_sgdma_do_async_transfer()
118 control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base); in alt_avalon_sgdma_do_async_transfer()
124 IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control); in alt_avalon_sgdma_do_async_transfer()
133 control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base); in alt_avalon_sgdma_do_async_transfer()
139 IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control); in alt_avalon_sgdma_do_async_transfer()
181 while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) & in alt_avalon_sgdma_do_sync_transfer()
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_jtag_uart/LWHAL/src/
Daltera_avalon_jtag_uart_lwhal_putchar.c43 void altera_avalon_jtag_uart_lwhal_putchar(void *base, int character) in altera_avalon_jtag_uart_lwhal_putchar() argument
46 …if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0) in altera_avalon_jtag_uart_lwhal_putchar()
48 IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, (character & 0xff)); in altera_avalon_jtag_uart_lwhal_putchar()
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_uart/LWHAL/src/
Daltera_avalon_uart_lwhal_putchar.c40 void altera_avalon_uart_lwhal_putchar(void *base, int character) in altera_avalon_uart_lwhal_putchar() argument
45 status = IORD_ALTERA_AVALON_UART_STATUS(base); in altera_avalon_uart_lwhal_putchar()
49 IOWR_ALTERA_AVALON_UART_TXDATA(base, (character & 0xff)); in altera_avalon_uart_lwhal_putchar()
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_jtag_uart/HAL/src/
Daltera_avalon_jtag_uart_init.c74 IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); in altera_avalon_jtag_uart_init()
97 ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base); in altera_avalon_jtag_uart_init()
110 unsigned int base = sp->base; in altera_avalon_jtag_uart_irq() local
113 ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp); in altera_avalon_jtag_uart_irq()
117 unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base); in altera_avalon_jtag_uart_irq()
142 data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base); in altera_avalon_jtag_uart_irq()
160 IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable); in altera_avalon_jtag_uart_irq()
163 IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base); in altera_avalon_jtag_uart_irq()
174 IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]); in altera_avalon_jtag_uart_irq()
188 IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); in altera_avalon_jtag_uart_irq()
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/drivers/altera_avalon_uart/HAL/src/
Daltera_avalon_uart_init.c67 void* base = sp->base; in altera_avalon_uart_init() local
86 IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); in altera_avalon_uart_init()
113 void* base = sp->base; in altera_avalon_uart_irq() local
120 status = IORD_ALTERA_AVALON_UART_STATUS(base); in altera_avalon_uart_irq()
123 IOWR_ALTERA_AVALON_UART_STATUS(base, 0); in altera_avalon_uart_irq()
126 IORD_ALTERA_AVALON_UART_STATUS(base); in altera_avalon_uart_irq()
180 sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base); in altera_avalon_uart_rxirq()
194 IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); in altera_avalon_uart_rxirq()
235 IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]); in altera_avalon_uart_txirq()
260 status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); in altera_avalon_uart_txirq()
[all …]
Daltera_avalon_uart_read.c74 status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); in altera_avalon_uart_read()
78 IOWR_ALTERA_AVALON_UART_STATUS(sp->base, 0); in altera_avalon_uart_read()
82 ptr[0] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base); in altera_avalon_uart_read()
193 IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); in altera_avalon_uart_read()
226 IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); in altera_avalon_uart_read()
/hal_altera-3.6.0-3.5.0-3.4.0/altera_hal/HAL/inc/sys/
Dalt_log_printf.h233 void alt_log_private_printf(const char *fmt,int base,va_list args);
234 void alt_log_repchar(char c,int r,int base);
239 void alt_log_jtag_uart_startup_info(altera_avalon_jtag_uart_state* dev, int base);
241 int base, const char* header);
242 void alt_log_jtag_uart_isr_proc(int base, altera_avalon_jtag_uart_state* dev);
293 #define ALT_LOG_JTAG_UART_ALARM_REGISTER(dev, base) \ argument
299 alt_log_jtag_uart_startup_info(dev, base);} \
304 #define ALT_LOG_JTAG_UART_ISR_FUNCTION(base, dev) \ argument
305 do { alt_log_jtag_uart_isr_proc(base, dev); } while (0)
309 #define ALT_LOG_JTAG_UART_ALARM_REGISTER(dev, base) argument
[all …]
/hal_altera-3.6.0-3.5.0-3.4.0/altera_hal/HAL/src/
Daltera_common.c45 void alt_handle_irq(void* base, alt_u32 id) in alt_handle_irq() argument
52 alt_hal_isr[id]((void*)base); in alt_handle_irq()
54 alt_hal_isr[id]((void*)base, id); in alt_handle_irq()

12