| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/ADC/ |
| D | adc_revb.c | 153 adc->ctrl1 |= MXC_F_ADC_REVB_CTRL1_START; in MXC_ADC_RevB_StartConversion() 172 adc->ctrl1 |= MXC_F_ADC_REVB_CTRL1_START; in MXC_ADC_RevB_StartConversionAsync() 234 adc->ctrl1 |= MXC_F_ADC_REVB_CTRL1_START; in MXC_ADC_RevB_StartConversionDMA() 252 if (!(adc->ctrl1 & MXC_F_ADC_REVB_CTRL1_CNV_MODE)) { in MXC_ADC_RevB_Handler() 289 adc->ctrl1 |= MXC_F_ADC_REVB_CTRL1_START; in MXC_ADC_RevB_EnableConversion() 294 adc->ctrl1 &= ~MXC_F_ADC_REVB_CTRL1_START; in MXC_ADC_RevB_DisableConversion() 299 adc->ctrl1 |= MXC_F_ADC_REVB_CTRL1_TS_SEL; in MXC_ADC_RevB_TS_SelectEnable() 304 adc->ctrl1 &= ~MXC_F_ADC_REVB_CTRL1_TS_SEL; in MXC_ADC_RevB_TS_SelectDisable() 328 adc->ctrl1 &= ~MXC_F_ADC_REVB_CTRL1_AVG; in MXC_ADC_RevB_AverageConfig() 329 adc->ctrl1 |= (avg_number); in MXC_ADC_RevB_AverageConfig() [all …]
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/TMR/ |
| D | tmr_revb.c | 55 tmr->ctrl1 &= ~MXC_F_TMR_REVB_CTRL1_CASCADE; in MXC_TMR_RevB_Init() 57 tmr->ctrl1 |= MXC_F_TMR_REVB_CTRL1_CASCADE; in MXC_TMR_RevB_Init() 67 MXC_SETFIELD(tmr->ctrl1, MXC_F_TMR_CTRL1_CLKSEL_A, in MXC_TMR_RevB_Init() 72 MXC_SETFIELD(tmr->ctrl1, MXC_F_TMR_CTRL1_CLKSEL_B, in MXC_TMR_RevB_Init() 186 while (!(tmr->ctrl1 & (MXC_F_TMR_REVB_CTRL1_CLKRDY_A << timerOffset))) {} in MXC_TMR_RevB_ConfigGeneric() 196 tmr->ctrl1 &= ~(MXC_F_TMR_REVB_CTRL1_OUTEN_A << timerOffset); in MXC_TMR_RevB_ConfigGeneric() 198 tmr->ctrl1 |= (MXC_F_TMR_REVB_CTRL1_OUTEN_A << timerOffset); in MXC_TMR_RevB_ConfigGeneric() 203 tmr->ctrl1 |= MXC_F_TMR_REVB_CTRL1_IE_B; in MXC_TMR_RevB_ConfigGeneric() 206 while (!(tmr->ctrl1 & MXC_F_TMR_REVB_CTRL1_CLKEN_B)) {} in MXC_TMR_RevB_ConfigGeneric() 220 while (tmr->ctrl1 & MXC_F_TMR_REVB_CTRL1_CLKRDY_A) {} in MXC_TMR_RevB_Shutdown() [all …]
|
| D | tmr_revb_regs.h | 81 __IO uint32_t ctrl1; /**< <tt>\b 0x18:</tt> TMR_REVB CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/SPIXR/ |
| D | spixr_reva.c | 65 MXC_SETFIELD(spixr->ctrl1, MXC_F_SPIXR_REVA_CTRL1_SS, in MXC_SPIXR_RevA_SetSS() 71 return (spixr->ctrl1 & MXC_F_SPIXR_REVA_CTRL1_SS) >> MXC_F_SPIXR_REVA_CTRL1_SS_POS; in MXC_SPIXR_RevA_GetSS() 76 MXC_SETFIELD(spixr->ctrl1, MXC_F_SPIXR_REVA_CTRL1_SS_CTRL, in MXC_SPIXR_RevA_SetSSCtrl() 82 return (spixr->ctrl1 & MXC_F_SPIXR_REVA_CTRL1_SS_CTRL) >> MXC_F_SPIXR_REVA_CTRL1_SS_CTRL_POS; in MXC_SPIXR_RevA_GetSSCtrl() 87 spixr->ctrl1 |= MXC_F_SPIXR_REVA_CTRL1_SPIEN; in MXC_SPIXR_RevA_Enable() 88 spixr->ctrl1 |= MXC_F_SPIXR_REVA_CTRL1_MMEN; in MXC_SPIXR_RevA_Enable() 95 spixr->ctrl1 &= ~MXC_F_SPIXR_REVA_CTRL1_SPIEN; in MXC_SPIXR_RevA_Disable() 96 spixr->ctrl1 &= ~(MXC_F_SPIXR_REVA_CTRL1_MMEN); in MXC_SPIXR_RevA_Disable() 101 return !!(spixr->ctrl1 & MXC_F_SPIXR_REVA_CTRL1_SPIEN); in MXC_SPIXR_RevA_IsEnabled() 324 spixr->ctrl1 |= (1 << MXC_F_SPIXR_REVA_CTRL1_SS_POS); in MXC_SPIXR_RevA_Init() [all …]
|
| D | spixr_reva_regs.h | 80 __IO uint32_t ctrl1; /**< <tt>\b 0x04:</tt> SPIXR_REVA CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/SKBD/ |
| D | skbd_reva.c | 91 skbd->ctrl1 = (config.reg_erase << MXC_F_SKBD_REVA_CTRL1_CLEAR_POS) | in MXC_SKBD_RevA_Init() 173 if (!(skbd->ctrl1 & MXC_F_SKBD_REVA_CTRL1_CLEAR) && in MXC_SKBD_RevA_ReadKeys() 179 } else if (!(skbd->ctrl1 & MXC_F_SKBD_REVA_CTRL1_CLEAR) && in MXC_SKBD_RevA_ReadKeys()
|
| D | skbd_reva_regs.h | 76 __IO uint32_t ctrl1; /**< <tt>\b 0x04:</tt> SKBD_REVA CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/AFE/ |
| D | afe_timer.c | 133 tmr->ctrl1 |= (MXC_F_TMR_CTRL1_IE_A << timerOffset); in AFE_TMR_EnableInt_16() 151 while (!(tmr->ctrl1 & (MXC_F_TMR_CTRL1_CLKEN_A << timerOffset))) {} in AFE_TMR_Start_16() 205 tmr->ctrl1 &= ~(0xFFFF << timerOffset); in AFE_TMR_Config_16() 210 while (!(tmr->ctrl1 & (MXC_F_TMR_CTRL1_CLKRDY_A << timerOffset))) {} in AFE_TMR_Config_16() 215 tmr->ctrl1 |= ((clk_src << MXC_F_TMR_CTRL0_CLKDIV_A_POS) << timerOffset); in AFE_TMR_Config_16()
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32572/Include/ |
| D | skbd_regs.h | 78 __IO uint32_t ctrl1; /**< <tt>\b 0x04:</tt> SKBD CTRL1 Register */ member
|
| D | spixfc_regs.h | 79 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPIXFC CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32660/Include/ |
| D | uart_regs.h | 78 __IO uint32_t ctrl1; /**< <tt>\b 0x04:</tt> UART CTRL1 Register */ member
|
| D | spi_regs.h | 79 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/PeriphDrivers/Source/SPI/ |
| D | spi_reva1.c | 159 spi->ctrl1 = 0; in MXC_SPI_RevA1_Shutdown() 724 MXC_SETFIELD((req->spi)->ctrl1, MXC_F_SPI_REVA_CTRL1_RX_NUM_CHAR, in MXC_SPI_RevA1_TransSetup() 728 (req->spi)->ctrl1 &= ~(MXC_F_SPI_REVA_CTRL1_RX_NUM_CHAR); in MXC_SPI_RevA1_TransSetup() 748 MXC_SETFIELD((req->spi)->ctrl1, MXC_F_SPI_REVA_CTRL1_TX_NUM_CHAR, in MXC_SPI_RevA1_TransSetup() 752 (req->spi)->ctrl1 &= ~(MXC_F_SPI_REVA_CTRL1_TX_NUM_CHAR); in MXC_SPI_RevA1_TransSetup()
|
| D | spi_reva_regs.h | 81 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32690/Include/ |
| D | spixfc_regs.h | 79 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPIXFC CTRL1 Register */ member
|
| D | spixr_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPIXR CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32665/Include/ |
| D | spi_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX78002/Include/ |
| D | spi_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| D | tmr_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x18:</tt> TMR CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32670/Include/ |
| D | spi_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32675/Include/ |
| D | spi_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32672/Include/ |
| D | spi_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX32570/Include/ |
| D | spi_regs.h | 82 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| /hal_adi-latest/MAX/Libraries/CMSIS/Device/Maxim/MAX78000/Include/ |
| D | spi_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x08:</tt> SPI CTRL1 Register */ member
|
| D | tmr_regs.h | 83 __IO uint32_t ctrl1; /**< <tt>\b 0x18:</tt> TMR CTRL1 Register */ member
|