Home
last modified time | relevance | path

Searched refs:ESP32_CPU_CLK_SRC_PLL (Results 1 – 13 of 13) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/clock/
Desp32c2_clock.h12 #define ESP32_CPU_CLK_SRC_PLL 1U macro
Desp32c3_clock.h12 #define ESP32_CPU_CLK_SRC_PLL 1U macro
Desp32s2_clock.h12 #define ESP32_CPU_CLK_SRC_PLL 1U macro
Desp32c6_clock.h12 #define ESP32_CPU_CLK_SRC_PLL 1U macro
Desp32s3_clock.h12 #define ESP32_CPU_CLK_SRC_PLL 1U macro
Desp32_clock.h13 #define ESP32_CPU_CLK_SRC_PLL 1U macro
/Zephyr-latest/tests/boards/espressif/rtc_clk/src/
Drtc_clk_test.c95 clk_cfg.cpu.clk_src = ESP32_CPU_CLK_SRC_PLL; in ZTEST()
/Zephyr-latest/dts/riscv/espressif/esp32c2/
Desp32c2_common.dtsi37 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
/Zephyr-latest/dts/xtensa/espressif/esp32/
Desp32_common.dtsi34 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
43 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
/Zephyr-latest/dts/xtensa/espressif/esp32s3/
Desp32s3_common.dtsi37 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
46 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
/Zephyr-latest/dts/riscv/espressif/esp32c6/
Desp32c6_common.dtsi33 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
/Zephyr-latest/dts/riscv/espressif/esp32c3/
Desp32c3_common.dtsi40 clock-source = <ESP32_CPU_CLK_SRC_PLL>;
/Zephyr-latest/dts/xtensa/espressif/esp32s2/
Desp32s2_common.dtsi39 clock-source = <ESP32_CPU_CLK_SRC_PLL>;