Home
last modified time | relevance | path

Searched +full:bus +full:- +full:type (Results 1 – 25 of 519) sorted by relevance

12345678910>>...21

/Zephyr-latest/dts/bindings/sound/
Dcirrus,cs47l63.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: Cirrus Logic CS47L63 Low-Power Audio DSP
8 include: spi-device.yaml
14 irq-gpios:
15 type: phandle-array
19 reset-gpios:
20 type: phandle-array
24 gpio1-gpios:
25 type: phandle-array
27 GPIO1 input with bus-keeper
[all …]
/Zephyr-latest/dts/bindings/misc/
Dnxp,s32-emios.yaml2 # SPDX-License-Identifier: Apache-2.0
8 as a reference timebase (master bus) for other channels.
10 compatible: "nxp,s32-emios"
21 interrupt-names:
27 clock-divider:
28 type: int
33 internal-cnt:
34 type: int
39 child-binding:
40 child-binding:
[all …]
/Zephyr-latest/dts/bindings/sdhc/
Dsdhc.yaml2 # SPDX-License-Identifier: Apache-2.0
8 bus: sd
11 max-current-330:
12 type: int
18 max-current-300:
19 type: int
25 max-current-180:
26 type: int
32 max-bus-freq:
33 type: int
[all …]
/Zephyr-latest/dts/bindings/sensor/
Dti,ina237.yaml4 # SPDX-License-Identifier: Apache-2.0
9 The <zephyr/dt-bindings/sensor/ina237.h> file should be included in the
15 include: ti,ina23x-common.yaml
19 type: int
24 e.g shunt voltage and bus voltage ADC conversion
31 adc-config:
32 type: int
41 alert-config:
42 type: int
43 description: Diag alert register, default matches the power-on reset value
[all …]
Dti,ina230.yaml5 # SPDX-License-Identifier: Apache-2.0
10 The <zephyr/dt-bindings/sensor/ina230.h> file should be included in the
16 include: ti,ina23x-common.yaml
20 type: int
25 e.g shunt voltage and bus voltage ADC conversion
28 alert-config:
29 type: int
30 description: Diag alert register, default matches the power-on reset value
32 adc-mode:
33 type: string
[all …]
Dti,ina226.yaml2 # SPDX-License-Identifier: Apache-2.0
6 The <zephyr/dt-bindings/sensor/ina226.h> file should be included in the
12 include: [sensor-device.yaml, i2c-device.yaml]
15 avg-count:
16 type: int
19 Default is the power-on reset value.
23 vbus-conversion-time-us:
24 type: int
27 Default is the power-on reset value.
31 vshunt-conversion-time-us:
[all …]
Dst,lsm6dsv16x-i3c.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STMicroelectronics LSM6DSV16X 6-axis IMU (Inertial Measurement Unit) sensor
6 accessed through I3C bus
10 include: ["i3c-device.yaml", "st,lsm6dsv16x-common.yaml"]
13 int-en-i3c:
14 type: boolean
18 bus-act-sel-us:
19 type: int
22 Bus available time for I3C IBI in microseconds
/Zephyr-latest/dts/bindings/mmc/
Drenesas,rcar-emmc.yaml1 description: Renesas R-Car eMMC
3 compatible: "renesas,rcar-mmc"
5 include: [sdhc.yaml, mmc.yaml, pinctrl-device.yaml, reset-device.yaml]
14 pinctrl-0:
17 pinctrl-names:
20 max-bus-freq:
23 non-removable:
24 type: boolean
26 Non-removable slots (like eMMC), which are assumed to always be present,
30 mmc-sdr104-support:
[all …]
Dst,stm32-sdmmc.yaml3 compatible: "st,stm32-sdmmc"
5 include: [mmc.yaml, pinctrl-device.yaml, reset-device.yaml]
17 pinctrl-0:
20 pinctrl-names:
23 cd-gpios:
24 type: phandle-array
27 pwr-gpios:
28 type: phandle-array
31 bus-width:
32 type: int
[all …]
/Zephyr-latest/dts/bindings/video/
Dvideo-interfaces.yaml2 # SPDX-License-Identifier: Apache-2.0
13 bus, an 'endpoint' child node must be provided for each of them. If more than one
16 scheme using '#address-cells', '#size-cells' and 'reg' properties is used.
19 specify #address-cells, #size-cells properties independently for the 'port' and
25 #address-cells = <1>;
26 #size-cells = <0>;
37 Two 'endpoint' nodes must be linked with each other via their 'remote-endpoint'
39 references are currently not possible. A 'remote-endpoint-label' string is used
40 instead to be able to specify, at least, the label of the peer remote-endpoint.
44 compatible = "zephyr,video-interfaces";
[all …]
/Zephyr-latest/dts/bindings/pwm/
Dnxp,s32-emios-pwm.yaml2 # SPDX-License-Identifier: Apache-2.0
8 require to use a reference timebase from a master bus.
11 - Channel 0 for mode OPWFMB
12 - Channel 1 for mode OPWMB
13 - Channel 2 for mode OPWMCB with deadtime inserted at leading edge
14 - Channel 3 for mode SAIC, use internal timebase with input filter = 2 eMIOS clock
19 pwm-mode = "OPWFMB";
22 duty-cycle = <32768>;
28 master-bus = <&emios1_bus_a>;
29 pwm-mode = "OPWMB";
[all …]
/Zephyr-latest/dts/bindings/memory-controllers/
Drenesas,smartbond-nor-psram.yaml2 # SPDX-License-Identifier: Apache-2.0
8 compatible: "renesas,smartbond-nor-psram"
14 is-ram:
15 type: boolean
19 dev-size:
20 type: int
25 dev-type:
26 type: int
29 Device type, part of device ID, used to verify the memory device used.
31 dev-density:
[all …]
/Zephyr-latest/dts/bindings/i2c/
Dnxp,lpi2c.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: [i2c-controller.yaml, pinctrl-device.yaml]
14 bus-idle-timeout:
15 type: int
16 description: Bus idle timeout in nanoseconds
18 scl-gpios:
19 type: phandle-array
21 GPIO to which the I2C SCL signal is routed. This is only needed for I2C bus recovery
24 sda-gpios:
25 type: phandle-array
[all …]
/Zephyr-latest/doc/build/dts/
Dbindings-syntax.rst1 .. _dt-bindings-file-syntax:
7 files are YAML files. A :ref:`simple example <dt-bindings-simple-example>` was
17 The top level of a bindings file maps keys to values. The top-level keys look
20 .. code-block:: yaml
24 This is the Vendomatic company's foo-device.
29 See https://yaml-multiline.info/ for formatting help.
35 compatible: "manufacturer,foo-device"
41 child-binding:
45 # If the node describes bus hardware, like an SPI bus controller
46 # on an SoC, use 'bus:' to say which one, like this:
[all …]
/Zephyr-latest/samples/drivers/w1/scanner/
Dsample.yaml2 name: 1-Wire scanner sample
8 sample.drivers.w1.scanner.ds2482-800:
10 extra_args: DTC_OVERLAY_FILE=ds2482-800.overlay
13 type: one_line
15 - "Number of devices found on bus: .*"
21 - nrf52840dk/nrf52840
22 - nucleo_g0b1re
24 type: one_line
26 - "Number of devices found on bus: .*"
32 - nrf52840dk/nrf52840
[all …]
/Zephyr-latest/dts/bindings/flash_controller/
Dst,stm32-qspi-nor.yaml2 # SPDX-License-Identifier: Apache-2.0
7 Representation of a serial flash on a quadspi bus:
9 mx25r6435f: qspi-nor-flash@90000000 {
10 compatible = "st,stm32-qspi-nor";
12 qspi-max-frequency = <80000000>;
13 reset-gpios = <&gpiod 3 GPIO_ACTIVE_LOW>;
14 reset-gpios-duration = <1>;
15 spi-bus-width = <4>;
19 compatible: "st,stm32-qspi-nor"
21 include: ["flash-controller.yaml", "jedec,jesd216.yaml"]
[all …]
/Zephyr-latest/dts/bindings/bluetooth/
Dnxp,bt-hci-uart.yaml2 # SPDX-License-Identifier: Apache-2.0
7 compatible: "nxp,bt-hci-uart"
12 sdio-reset-gpios:
13 type: phandle-array
16 w-disable-gpios:
17 type: phandle-array
20 hci-operation-speed:
21 type: int
24 bus/current-speed will be used as default.
26 hw-flow-control:
[all …]
Dbt-hci.yaml6 bt-hci-name:
7 type: string
9 bt-hci-bus:
10 type: string
11 description: Bus of the transport
13 - "virtual"
14 - "usb"
15 - "pccard"
16 - "uart"
17 - "rs232"
[all …]
Dinfineon,cyw43xxx-bt-hci.yaml4 # SPDX-License-Identifier: Apache-2.0
14 current-speed = <115200>;
16 /* HCI-UART pins*/
17 pinctrl-0 = <&p3_1_scb2_uart_tx &p3_0_scb2_uart_rx
19 pinctrl-names = "default";
22 hw-flow-control;
24 bt-hci {
26 compatible = "infineon,cyw43xxx-bt-hci";
27 bt-reg-on-gpios = <&gpio_prt3 4 (GPIO_ACTIVE_HIGH)>;
29 fw-download-speed = <3000000>;
[all …]
/Zephyr-latest/drivers/fpga/
Dfpga_slg471x5.c4 * SPDX-License-Identifier: Apache-2.0
26 * mem_region_t - Memory Region
45 struct i2c_dt_spec bus; member
55 struct fpga_slg471x5_data *data = dev->data; in fpga_slg471x5_get_status()
57 key = k_spin_lock(&data->lock); in fpga_slg471x5_get_status()
59 if (data->loaded) { in fpga_slg471x5_get_status()
65 k_spin_unlock(&data->lock, key); in fpga_slg471x5_get_status()
72 const struct fpga_slg471x5_config *config = dev->config; in fpga_slg471x5_verify()
76 ret = i2c_read_dt(&config->bus, buf, SLG471X5_NREG); in fpga_slg471x5_verify()
81 for (i = 0; i < config->verify_list_len; i++) { in fpga_slg471x5_verify()
[all …]
/Zephyr-latest/dts/bindings/wifi/
Dinfineon,airoc-wifi-spi.yaml2 AIROC Wi-Fi Connectivity over SPI.
4 compatible: "infineon,airoc-wifi"
6 include: [spi-device.yaml, "infineon,airoc-wifi.yaml"]
9 wifi-host-wake-gpios:
12 bus-select-gpios:
15 Select bus mode. This gpio must be held low before
16 wifi-reg-on-gpios goes high to select SPI bus mode.
17 type: phandle-array
19 spi-half-duplex:
21 Use half-duplex communication; if not present, full-
[all …]
/Zephyr-latest/dts/bindings/sd/
Dzephyr,mmc-disk.yaml4 SD bus. This binding will enable that to be used with the disk driver
7 compatible: "zephyr,mmc-disk"
9 include: [sd-device.yaml]
12 bus-width:
13 type: int
16 Indicates the way the MMC device is connected to the bus.
17 Defaults to the maximum possible number of bus lines.
19 - 1
20 - 4
21 - 8
[all …]
/Zephyr-latest/drivers/sensor/ti/ina23x/
Dina230.c5 * SPDX-License-Identifier: Apache-2.0
19 /** @brief The LSB value for the bus voltage register, in microvolts/LSB. */
30 struct ina230_data *data = dev->data; in ina230_channel_get()
31 const struct ina230_config *const config = dev->config; in ina230_channel_get()
37 bus_uv = data->bus_voltage * config->uv_lsb; in ina230_channel_get()
40 val->val1 = bus_uv / 1000000U; in ina230_channel_get()
41 val->val2 = bus_uv % 1000000U; in ina230_channel_get()
46 current_ua = data->current * config->current_lsb; in ina230_channel_get()
49 val->val1 = current_ua / 1000000L; in ina230_channel_get()
50 val->val2 = current_ua % 1000000L; in ina230_channel_get()
[all …]
/Zephyr-latest/dts/bindings/i3c/
Dnuvoton,npcx-i3c.yaml2 # SPDX-License-Identifier: Apache-2.0
11 clock-frequency = <DT_FREQ_M(90)>; /* OFMCLK runs at 90MHz */
12 core-prescaler = <3>; /* CORE_CLK runs at 30MHz */
13 apb1-prescaler = <6>; /* APB1_CLK runs at 15MHz */
14 apb2-prescaler = <6>; /* APB2_CLK runs at 15MHz */
15 apb3-prescaler = <6>; /* APB3_CLK runs at 15MHz */
16 apb4-prescaler = <3>; /* APB4_CLK runs at 30MHz */
30 i3c-scl-hz = <12500000>;
31 i3c-od-scl-hz = <4170000>;
36 compatible: "nuvoton,npcx-i3c"
[all …]
/Zephyr-latest/dts/bindings/clock/
Dst,stm32wba-rcc.yaml2 # SPDX-License-Identifier: Apache-2.0
7 clocks for AHB (Advanced High Performance) and APB (Advanced Peripheral) bus domains.
13 Core clock frequency should also be defined, using "clock-frequency" property.
16 Last, peripheral bus clocks (typically PCLK1, PCLK2, PCLK7) should be configured using
21 ahb-prescaler = <2>;
22 clock-frequency = <DT_FREQ_M(40)>; /* = SYSCLK / AHB prescaler */
23 apb1-presacler = <1>;
24 apb2-presacler = <1>;
25 apb7-presacler = <7>;
38 the bus controlling the peripheral and the second index specifies the bit used to
[all …]

12345678910>>...21