Home
last modified time | relevance | path

Searched full:lcdif (Results 1 – 25 of 43) sorted by relevance

12

/Zephyr-latest/drivers/display/
DKconfig.mcux_dcnano_lcdif6 bool "MCUX DCNano LCDIF driver"
10 Enable support for mcux DCNano LCDIF driver.
33 Maintain cache coherency for LCDIF framebuffer. This is generally
41 Use external memory for framebuffer. Configures the LCDIF to write
46 should be taken to ensure that the memory allocated for the LCDIF
47 does not overlap with other data. Each allocated LCDIF buffer will
54 hex "LCDIF framebuffer address"
Ddisplay_mcux_dcnano_lcdif.c136 /* Zephyr stores RGB565 as big endian, and LCDIF in mcux_dcnano_lcdif_get_capabilities()
146 /* Other LCDIF formats don't have a Zephyr enum yet */ in mcux_dcnano_lcdif_get_capabilities()
180 /* Zephyr stores RGB565 as big endian, and LCDIF in mcux_dcnano_lcdif_set_pixel_format()
DKconfig.mcux_elcdif51 Use the PXP for display rotation. This requires the LCDIF node
/Zephyr-latest/drivers/mipi_dbi/
DKconfig.nxp_flexio_lcdif5 bool "MIPI DBI driver for NXP Flexio LCDIF"
13 Enable support for MIPI DBI driver for NXP FlexIO based LCDIF controller.
/Zephyr-latest/dts/bindings/display/
Dnxp,dcnano-lcdif.yaml4 description: NXP DCNano LCDIF (LCD Interface) controller
6 compatible: "nxp,dcnano-lcdif"
Dnxp,imx-elcdif.yaml37 NXP PXP device phandle. The LCDIF can utilize the PXP for accelerated
/Zephyr-latest/boards/shields/rk055hdmipi4m/
Drk055hdmipi4m.overlay11 zephyr,display = &lcdif;
68 nxp,lcdif = <&lcdif>;
/Zephyr-latest/boards/shields/rk055hdmipi4ma0/
Drk055hdmipi4ma0.overlay11 zephyr,display = &lcdif;
68 nxp,lcdif = <&lcdif>;
/Zephyr-latest/dts/bindings/mipi-dsi/
Dnxp,imx-mipi-dsi.yaml16 nxp,lcdif:
19 Instance of the LCDIF peripheral. Only required when using the MIPI
Dnxp,mipi-dsi-2l.yaml16 nxp,lcdif:
19 Instance of the LCDIF peripheral. Only required when using the MIPI
/Zephyr-latest/boards/shields/rk055hdmipi4ma0/boards/
Dmimxrt595_evk_mimxrt595s_cm33.conf12 # M33 core and LCDIF both access FlexSPI2 through the same cache,
/Zephyr-latest/boards/shields/rk055hdmipi4m/boards/
Dmimxrt595_evk_mimxrt595s_cm33.conf12 # M33 core and LCDIF both access FlexSPI2 through the same cache,
/Zephyr-latest/dts/bindings/mipi-dbi/
Dnxp,mipi-dbi-flexio-lcdif.yaml6 compatible: "nxp,mipi-dbi-flexio-lcdif"
/Zephyr-latest/drivers/mipi_dsi/
Ddsi_mcux.c203 * If nxp,lcdif node is present, then the MIPI DSI driver will in dsi_mcux_attach()
204 * accept input on the DPI port from the LCDIF, and convert the output in dsi_mcux_attach()
205 * to DSI data. This is useful for video mode, where the LCDIF can in dsi_mcux_attach()
Ddsi_mcux_2l.c345 * If nxp,lcdif node is present, then the MIPI DSI driver will in dsi_mcux_attach()
346 * accept input on the DPI port from the LCDIF, and convert the output in dsi_mcux_attach()
347 * to DSI data. This is useful for video mode, where the LCDIF can in dsi_mcux_attach()
/Zephyr-latest/dts/bindings/display/panel/
Dpanel-timing.yaml11 &lcdif {
/Zephyr-latest/boards/nxp/mimxrt1160_evk/
Dmimxrt1160_evk_mimxrt1166_cm7.dts145 zephyr_lcdif: &lcdif {};
Dmimxrt1160_evk.dtsi176 &lcdif {
/Zephyr-latest/soc/nxp/imxrt/imxrt10xx/
Dsoc.c221 /* Set final div based on LCDIF clock-frequency */ in clock_init()
224 DT_PROP(DT_CHILD(DT_NODELABEL(lcdif), display_timings), in clock_init()
/Zephyr-latest/boards/nxp/mimxrt1170_evk/
Dmimxrt1170_evk_mimxrt1176_cm7.dts80 zephyr_lcdif: &lcdif {};
Dmimxrt1170_evk.dtsi173 &lcdif {
/Zephyr-latest/dts/arm/nxp/
Dnxp_rt5xx_common.dtsi370 lcdif: lcdif@210000 { label
371 compatible = "nxp,dcnano-lcdif";
/Zephyr-latest/boards/nxp/mimxrt595_evk/
Dmimxrt595_evk_mimxrt595s_cm33.dts43 zephyr,display = &lcdif;
180 zephyr_lcdif: &lcdif {};
/Zephyr-latest/boards/renesas/ek_ra8d1/
Dek_ra8d1.dts293 zephyr_lcdif: &lcdif {
/Zephyr-latest/soc/nxp/imxrt/imxrt5xx/cm33/
Dsoc.c327 #if DT_NODE_HAS_COMPAT_STATUS(DT_NODELABEL(lcdif), nxp_dcnano_lcdif, okay) && CONFIG_DISPLAY in rt5xx_clock_init()
343 DT_PROP(DT_CHILD(DT_NODELABEL(lcdif), display_timings), clock_frequency)) + in rt5xx_clock_init()

12