Home
last modified time | relevance | path

Searched defs:cyhal_pin_map_cpuss_swj_trstn (Results 1 – 25 of 42) sorted by relevance

12

/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_tviibe1m_100_lqfp.c101 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe1m_144_lqfp.c106 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe1m_176_lqfp.c111 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe1m_64_lqfp.c96 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe1m_80_lqfp.c99 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe2m_100_lqfp.c105 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe2m_144_lqfp.c112 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe2m_80_lqfp.c101 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe4m_144_lqfp.c112 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe4m_176_lqfp.c117 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe4m_64_lqfp.c96 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe4m_80_lqfp.c101 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe2m_176_lqfp.c117 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe2m_64_lqfp.c96 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_tviibe4m_100_lqfp.c105 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_04_80_m_csp.c76 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_04_64_tqfp.c76 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_04_80_tqfp.c76 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_04_68_qfn.c76 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_03_100_tqfp.c76 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_03_49_wlcsp.c75 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_03_68_qfn.c75 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_02_124_bga.c134 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_02_128_tqfp.c134 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable
Dcyhal_psoc6_02_68_qfn.c117 const cyhal_resource_pin_mapping_t cyhal_pin_map_cpuss_swj_trstn[1] = { variable

12