| /hal_stm32-3.5.0/stm32cube/stm32f4xx/drivers/include/ |
| D | stm32f4xx_hal_rcc_ex.h | 1089 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
2086 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
2913 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
3563 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
3974 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
4757 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32f1xx/drivers/include/ |
| D | stm32f1xx_hal_rcc.h | 571 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPDEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32f3xx/drivers/include/ |
| D | stm32f3xx_hal_rcc.h | 754 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32f0xx/drivers/include/ |
| D | stm32f0xx_hal_rcc_ex.h | 947 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32c0xx/drivers/include/ |
| D | stm32c0xx_hal_rcc.h | 646 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32l1xx/drivers/include/ |
| D | stm32l1xx_hal_rcc.h | 701 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32l0xx/drivers/include/ |
| D | stm32l0xx_hal_rcc_ex.h | 655 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR,(RCC_IOPENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32f2xx/drivers/include/ |
| D | stm32f2xx_hal_rcc.h | 518 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32mp1xx/drivers/include/ |
| D | stm32mp1xx_hal_rcc.h | 1743 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->MP_AHB4ENCLRR = RCC_MP_AHB4ENCLRR_GPIODEN) macro
2399 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->MC_AHB4ENCLRR = RCC_MC_AHB4ENCLRR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32g0xx/drivers/include/ |
| D | stm32g0xx_hal_rcc.h | 958 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32g4xx/drivers/include/ |
| D | stm32g4xx_hal_rcc.h | 733 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32wbxx/drivers/include/ |
| D | stm32wbxx_hal_rcc.h | 926 #define __HAL_RCC_GPIOD_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOD) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32l5xx/drivers/include/ |
| D | stm32l5xx_hal_rcc.h | 865 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32u5xx/drivers/include/ |
| D | stm32u5xx_hal_rcc.h | 1153 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR1, RCC_AHB2ENR1_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32f7xx/drivers/include/ |
| D | stm32f7xx_hal_rcc_ex.h | 735 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32l4xx/drivers/include/ |
| D | stm32l4xx_hal_rcc.h | 928 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32h5xx/drivers/include/ |
| D | stm32h5xx_hal_rcc.h | 1087 #define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) macro
|
| /hal_stm32-3.5.0/stm32cube/stm32h7xx/drivers/include/ |
| D | stm32h7xx_hal_rcc.h | 1585 #define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIODEN) macro
|
