Home
last modified time | relevance | path

Searched defs:PCLK_TCPWM0_CLOCKS0 (Results 1 – 11 of 11) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dpsoc6_01_config.h52 PCLK_TCPWM0_CLOCKS0 = 0x0013u, /* tcpwm[0].clocks[0] */ enumerator
Dpsoc6_03_config.h42 PCLK_TCPWM0_CLOCKS0 = 0x0009u, /* tcpwm[0].clocks[0] */ enumerator
Dpsoc6_04_config.h40 PCLK_TCPWM0_CLOCKS0 = 0x0007u, /* tcpwm[0].clocks[0] */ enumerator
Dpsoc6_02_config.h48 PCLK_TCPWM0_CLOCKS0 = 0x000Fu, /* tcpwm[0].clocks[0] */ enumerator
Dtviibe1m_config.h64 PCLK_TCPWM0_CLOCKS0 = 0x001Fu, /* tcpwm[0].clocks[0] */ enumerator
Dfx3g2_config.h40 PCLK_TCPWM0_CLOCKS0 = 0x0007u, /* tcpwm[0].clocks[0] */ enumerator
Dtviibe2m_config.h74 PCLK_TCPWM0_CLOCKS0 = 0x0029u, /* tcpwm[0].clocks[0] */ enumerator
Dtviibe4m_config.h74 PCLK_TCPWM0_CLOCKS0 = 0x0029u, /* tcpwm[0].clocks[0] */ enumerator
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dxmc7100_config.h77 PCLK_TCPWM0_CLOCKS0 = 0x0126u, /* tcpwm[0].clocks[0] */ enumerator
Dtviic2d6m_config.h35 PCLK_TCPWM0_CLOCKS0 = 0x0002u, /* tcpwm[0].clocks[0] */ enumerator
Dxmc7200_config.h39 PCLK_TCPWM0_CLOCKS0 = 0x0006u, /* tcpwm[0].clocks[0] */ enumerator