Home
last modified time | relevance | path

Searched +full:rx +full:- +full:delay +full:- +full:ps (Results 1 – 25 of 128) sorted by relevance

123456

/Linux-v5.10/Documentation/devicetree/bindings/net/
Dmicrel-ksz90x1.txt4 to clock delays. You can specify clock delay values in the PHY OF
8 Note that these settings are applied after any phy-specific fixup from
15 value is 0, the maximum value is 3000, and it can be specified in 200ps
17 skew values actually increase in 120ps steps, starting from -840ps. The
23 The following table shows the actual skew delay you will get for each of the
27 Device Tree Value Delay Pad Skew Register Value
28 -----------------------------------------------------
29 0 -840ps 0000
30 200 -720ps 0001
31 400 -600ps 0010
[all …]
Drenesas,etheravb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sergei Shtylyov <sergei.shtylyov@gmail.com>
15 - items:
16 - enum:
17 - renesas,etheravb-r8a7742 # RZ/G1H
18 - renesas,etheravb-r8a7743 # RZ/G1M
19 - renesas,etheravb-r8a7744 # RZ/G1N
20 - renesas,etheravb-r8a7745 # RZ/G1E
[all …]
Dadi,adin.yaml1 # SPDX-License-Identifier: GPL-2.0+
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandru Ardelean <alexandru.ardelean@analog.com>
16 - $ref: ethernet-phy.yaml#
19 adi,rx-internal-delay-ps:
21 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
22 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
26 adi,tx-internal-delay-ps:
28 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
[all …]
Dti,dp83822.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Dan Murphy <dmurphy@ti.com>
14 The DP83822 is a low-power, single-port, 10/100 Mbps Ethernet PHY. It
16 data over standard, twisted-pair cables or to connect to an external,
17 fiber-optic transceiver. Additionally, the DP83822 provides flexibility to
24 - $ref: "ethernet-phy.yaml#"
30 ti,link-loss-low:
39 ti,fiber-mode:
[all …]
Dmediatek-dwmac.txt9 - compatible: Should be "mediatek,mt2712-gmac" for MT2712 SoC
10 - reg: Address and length of the register set for the device
11 - interrupts: Should contain the MAC interrupts
12 - interrupt-names: Should contain a list of interrupt names corresponding to
15 - clocks: Must contain a phandle for each entry in clock-names.
16 - clock-names: The name of the clock listed in the clocks property. These are
18 - mac-address: See ethernet.txt in the same directory
19 - phy-mode: See ethernet.txt in the same directory
20 - mediatek,pericfg: A phandle to the syscon node that control ethernet
21 interface and timing delay.
[all …]
Dti,dp83869.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - $ref: "ethernet-phy.yaml#"
14 - Dan Murphy <dmurphy@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
23 the DP83869HM can run 1000BASE-X-to-1000BASE-T and 100BASE-FX-to-100BASE-TX
[all …]
Dapm-xgene-enet.txt1 APM X-Gene SoC Ethernet nodes
3 Ethernet nodes are defined to describe on-chip ethernet interfaces in
4 APM X-Gene SoC.
7 - compatible: Should state binding information from the following list,
8 - "apm,xgene-enet": RGMII based 1G interface
9 - "apm,xgene1-sgenet": SGMII based 1G interface
10 - "apm,xgene1-xgenet": XFI based 10G interface
11 - reg: Address and length of the register set for the device. It contains the
12 information of registers in the same order as described by reg-names
13 - reg-names: Should contain the register set names
[all …]
Dethernet-controller.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David S. Miller <davem@davemloft.net>
16 local-mac-address:
19 $ref: /schemas/types.yaml#definitions/uint8-array
21 - minItems: 6
24 mac-address:
29 local-mac-address property.
[all …]
Dallwinner,sun8i-a83t-emac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/allwinner,sun8i-a83t-emac.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
16 - const: allwinner,sun8i-a83t-emac
17 - const: allwinner,sun8i-h3-emac
18 - const: allwinner,sun8i-r40-emac
19 - const: allwinner,sun8i-v3s-emac
[all …]
Dethernet-phy.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Heiner Kallweit <hkallweit1@gmail.com>
14 # The dt-schema tools will generate a select statement first by using
21 pattern: "^ethernet-phy(@[a-f0-9]+)?$"
24 - $nodename
[all …]
Dsnps,dwmac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@st.com>
11 - Giuseppe Cavallaro <peppe.cavallaro@st.com>
12 - Jose Abreu <joabreu@synopsys.com>
23 - snps,dwmac
24 - snps,dwmac-3.50a
25 - snps,dwmac-3.610
26 - snps,dwmac-3.70a
[all …]
/Linux-v5.10/drivers/net/phy/
Dmicrel.c1 // SPDX-License-Identifier: GPL-2.0+
9 * Copyright (c) 2010-2013 Micrel, Inc.
29 #include <linux/delay.h>
160 const struct kszphy_type *type = phydev->drv->driver_data; in kszphy_config_intr()
164 if (type && type->interrupt_level_mask) in kszphy_config_intr()
165 mask = type->interrupt_level_mask; in kszphy_config_intr()
177 if (phydev->interrupts == PHY_INTERRUPT_ENABLED) in kszphy_config_intr()
213 return -EINVAL; in kszphy_setup_led()
233 * unique (non-broadcast) address on a shared bus.
274 struct kszphy_priv *priv = phydev->priv; in kszphy_config_reset()
[all …]
/Linux-v5.10/arch/arm64/boot/dts/allwinner/
Dsun50i-h6-orangepi-one-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include "sun50i-h6-orangepi.dtsi"
9 compatible = "xunlong,orangepi-one-plus", "allwinner,sun50i-h6";
15 reg_gmac_3v3: gmac-3v3 {
16 compatible = "regulator-fixed";
17 regulator-name = "vcc-gmac-3v3";
18 regulator-min-microvolt = <3300000>;
19 regulator-max-microvolt = <3300000>;
20 startup-delay-us = <100000>;
21 enable-active-high;
[all …]
Dsun50i-h6-pine-h64.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 /dts-v1/;
6 #include "sun50i-h6.dtsi"
7 #include "sun50i-h6-cpu-opp.dtsi"
9 #include <dt-bindings/gpio/gpio.h>
13 compatible = "pine64,pine-h64", "allwinner,sun50i-h6";
22 stdout-path = "serial0:115200n8";
26 #clock-cells = <0>;
27 compatible = "fixed-clock";
28 clock-frequency = <32768>;
[all …]
/Linux-v5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-mediatek.c1 // SPDX-License-Identifier: GPL-2.0
83 int rmii_clk_from_mac = plat->rmii_clk_from_mac ? RMII_CLK_SRC_INTERNAL : 0; in mt2712_set_interface()
84 int rmii_rxc = plat->rmii_rxc ? RMII_CLK_SRC_RXC : 0; in mt2712_set_interface()
91 * configured, equals to (plat->variant->num_clks - 1) in default for all the case, in mt2712_set_interface()
94 plat->num_clks_to_config = plat->variant->num_clks - 1; in mt2712_set_interface()
97 switch (plat->phy_mode) { in mt2712_set_interface()
102 if (plat->rmii_clk_from_mac) in mt2712_set_interface()
103 plat->num_clks_to_config++; in mt2712_set_interface()
113 dev_err(plat->dev, "phy interface not supported\n"); in mt2712_set_interface()
114 return -EINVAL; in mt2712_set_interface()
[all …]
/Linux-v5.10/drivers/net/wireless/broadcom/b43/
Dphy_lp.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 /* Definitions for the LP-PHY */
11 #define B43_LPPHY_B_RX_STAT0 B43_PHY_CCK(0x04) /* B PHY RX Status0 */
12 #define B43_LPPHY_B_RX_STAT1 B43_PHY_CCK(0x05) /* B PHY RX Status1 */
25 #define B43_LPPHY_RX_FILTER_TIME_IN B43_PHY_CCK(0x13) /* RX Filter Time in */
57 #define B43_LPPHY_RX_DELAYCOMP B43_PHY_CCK(0x44) /* RX DelayComp */
77 #define B43_LPPHY_B_RX_STAT2 B43_PHY_CCK(0x5E) /* B PHY RX Status2 */
78 #define B43_LPPHY_B_RX_STAT3 B43_PHY_CCK(0x5F) /* B PHY RX Status3 */
96 #define B43_LPPHY_RX_STAT0 B43_PHY_OFDM(0x04) /* RX Status0 */
97 #define B43_LPPHY_RX_STAT1 B43_PHY_OFDM(0x05) /* RX Status1 */
[all …]
/Linux-v5.10/drivers/net/wireless/quantenna/qtnfmac/pcie/
Dpearl_pcie.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <linux/delay.h>
48 struct qtnf_shm_ipc_region bda_shm_reg2 __aligned(4096); /* host RX */
100 static inline void qtnf_init_hdp_irqs(struct qtnf_pcie_pearl_state *ps) in qtnf_init_hdp_irqs() argument
104 spin_lock_irqsave(&ps->irq_lock, flags); in qtnf_init_hdp_irqs()
105 ps->pcie_irq_mask = (PCIE_HDP_INT_RX_BITS | PCIE_HDP_INT_TX_BITS); in qtnf_init_hdp_irqs()
106 spin_unlock_irqrestore(&ps->irq_lock, flags); in qtnf_init_hdp_irqs()
109 static inline void qtnf_enable_hdp_irqs(struct qtnf_pcie_pearl_state *ps) in qtnf_enable_hdp_irqs() argument
113 spin_lock_irqsave(&ps->irq_lock, flags); in qtnf_enable_hdp_irqs()
114 writel(ps->pcie_irq_mask, PCIE_HDP_INT_EN(ps->pcie_reg_base)); in qtnf_enable_hdp_irqs()
[all …]
/Linux-v5.10/drivers/net/ethernet/realtek/
Datp.h1 /* SPDX-License-Identifier: GPL-2.0 */
12 ushort rx_status; /* Unknown bit assignments :-<. */
39 TxSTAT = 8, RxSTAT = 9, /* Tx and Rx status. */
60 #define CMR1h_RxENABLE 0x02 /* Rx unit enable. */
99 inbyte(port + PAR_STATUS); /* Settling time delay */ in read_nibble()
116 inbyte(ioaddr + PAR_STATUS); /* Settling time delay -- needed! */ in read_byte_mode0()
117 inbyte(ioaddr + PAR_STATUS); /* Settling time delay -- needed! */ in read_byte_mode0()
130 inbyte(ioaddr + PAR_STATUS); /* Settling time delay -- needed! */ in read_byte_mode2()
166 outb(outval, port + PAR_DATA); /* Double write for PS/2. */ in write_reg()
186 outb(outval, port + PAR_DATA); /* Double write for PS/2. */ in write_reg_high()
[all …]
/Linux-v5.10/drivers/net/wireless/marvell/libertas/
Dcmdresp.c1 // SPDX-License-Identifier: GPL-2.0
9 #include <linux/delay.h>
18 * lbs_mac_event_disconnected - handles disconnect event. It
19 * reports disconnect to upper layer, clean tx/rx packets,
33 if (priv->connect_status != LBS_CONNECTED) in lbs_mac_event_disconnected()
37 * Cisco AP sends EAP failure and de-auth in less than 0.5 ms. in lbs_mac_event_disconnected()
42 if (priv->wdev->iftype == NL80211_IFTYPE_STATION) in lbs_mac_event_disconnected()
46 netif_stop_queue(priv->dev); in lbs_mac_event_disconnected()
47 netif_carrier_off(priv->dev); in lbs_mac_event_disconnected()
49 /* Free Tx and Rx packets */ in lbs_mac_event_disconnected()
[all …]
/Linux-v5.10/drivers/net/dsa/mv88e6xxx/
Dhwtstamp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
19 #define SKB_PTP_TYPE(__skb) (*(unsigned int *)((__skb)->cb))
24 if (!chip->info->ops->avb_ops->port_ptp_read) in mv88e6xxx_port_ptp_read()
25 return -EOPNOTSUPP; in mv88e6xxx_port_ptp_read()
27 return chip->info->ops->avb_ops->port_ptp_read(chip, port, addr, in mv88e6xxx_port_ptp_read()
34 if (!chip->info->ops->avb_ops->port_ptp_write) in mv88e6xxx_port_ptp_write()
35 return -EOPNOTSUPP; in mv88e6xxx_port_ptp_write()
37 return chip->info->ops->avb_ops->port_ptp_write(chip, port, addr, in mv88e6xxx_port_ptp_write()
44 if (!chip->info->ops->avb_ops->ptp_write) in mv88e6xxx_ptp_write()
45 return -EOPNOTSUPP; in mv88e6xxx_ptp_write()
[all …]
/Linux-v5.10/drivers/net/wireless/ti/wlcore/
Dconf.h1 /* SPDX-License-Identifier: GPL-2.0-only */
117 * Range: 0 - 0xFFFFFFFF
130 * after a PS-poll has been transmitted.
132 * Range: 0 - 200000
139 * Range: 0 - 200000
147 * Range: 0 - 4096
152 * The RX Clear Channel Assessment threshold in the PHY
161 * Occupied Rx mem-blocks number which requires interrupting the host
169 * Rx packets number which requires interrupting the host
177 * Max time in msec the FW may delay RX-Complete interrupt.
[all …]
/Linux-v5.10/drivers/staging/vt6655/
Dmac.c1 // SPDX-License-Identifier: GPL-2.0+
15 * MACbIsRegBitsOff - Test if All test Bits Off
16 * MACbIsIntDisable - Test if MAC interrupt disable
17 * MACvSetShortRetryLimit - Set 802.11 Short Retry limit
18 * MACvSetLongRetryLimit - Set 802.11 Long Retry limit
19 * MACvSetLoopbackMode - Set MAC Loopback Mode
20 * MACvSaveContext - Save Context of MAC Registers
21 * MACvRestoreContext - Restore Context of MAC Registers
22 * MACbSoftwareReset - Software Reset MAC
23 * MACbSafeRxOff - Turn Off MAC Rx
[all …]
/Linux-v5.10/include/net/
Dmac80211.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * mac80211 <-> driver interface
5 * Copyright 2002-2005, Devicescape Software, Inc.
6 * Copyright 2006-2007 Jiri Benc <jbenc@suse.cz>
7 * Copyright 2007-2010 Johannes Berg <johannes@sipsolutions.net>
8 * Copyright 2013-2014 Intel Mobile Communications GmbH
9 * Copyright (C) 2015 - 2017 Intel Deutschland GmbH
10 * Copyright (C) 2018 - 2020 Intel Corporation
30 * only partial functionality in hard- or firmware. This document
31 * defines the interface between mac80211 and low-level hardware
[all …]
/Linux-v5.10/drivers/net/ethernet/marvell/
Dmvneta.c7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
151 #define MVNETA_TX_INTR_MASK(nr_txqs) (((1 << nr_txqs) - 1) << 0)
153 #define MVNETA_RX_INTR_MASK(nr_rxqs) (((1 << nr_rxqs) - 1) << 8)
264 (((index) < (q)->last_desc) ? ((index) + 1) : 0)
276 * the RX side. Those two bytes being at the front of the Ethernet
304 /* Max number of Rx descriptors */
333 #define MVNETA_MAX_RX_BUF_SIZE (PAGE_SIZE - MVNETA_SKB_PAD)
336 ((addr >= txq->tso_hdrs_phys) && \
337 (addr < txq->tso_hdrs_phys + txq->size * TSO_HEADER_SIZE))
340 (((rxd)->status & MVNETA_RXD_BM_POOL_MASK) >> MVNETA_RXD_BM_POOL_SHIFT)
[all …]
/Linux-v5.10/drivers/input/serio/
Dmaceps2.c1 // SPDX-License-Identifier: GPL-2.0-only
13 #include <linux/delay.h>
24 MODULE_AUTHOR("Vivien Chappelier <vivien.chappelier@linux-mips.org");
57 struct mace_ps2port *port = ((struct maceps2_data *)dev->port_data)->port; in maceps2_write()
61 if (port->status & PS2_STATUS_TX_EMPTY) { in maceps2_write()
62 port->tx = val; in maceps2_write()
66 } while (timeout--); in maceps2_write()
68 return -1; in maceps2_write()
74 struct mace_ps2port *port = ((struct maceps2_data *)dev->port_data)->port; in maceps2_interrupt()
77 if (port->status & PS2_STATUS_RX_FULL) { in maceps2_interrupt()
[all …]

123456