/hal_stm32-latest/stm32cube/stm32f0xx/soc/ |
D | stm32f030x6.h | 944 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 945 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f030x8.h | 963 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 964 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f070x6.h | 989 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 990 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f031x6.h | 960 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 961 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f030xc.h | 982 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 983 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f038xx.h | 959 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 960 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f070xb.h | 1018 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 1019 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f058xx.h | 1397 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 1398 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f051x8.h | 1398 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 1399 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f071xb.h | 1650 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 1651 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f042x6.h | 5027 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 5028 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f048xx.h | 5027 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 5028 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f072xb.h | 5412 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 5413 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f091xc.h | 5394 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 5395 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f098xx.h | 5394 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 5395 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f078xx.h | 5412 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U) macro 5413 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
/hal_stm32-latest/stm32cube/stm32f4xx/soc/ |
D | stm32f410cx.h | 7032 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 7033 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f410rx.h | 7036 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 7037 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f410tx.h | 6992 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 6993 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f401xc.h | 6917 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 6918 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f401xe.h | 6917 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 6918 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f411xe.h | 6948 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 6949 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
/hal_stm32-latest/stm32cube/stm32f3xx/soc/ |
D | stm32f301x8.h | 2510 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 2511 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f318xx.h | 2511 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 2512 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|
D | stm32f302x8.h | 6100 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) macro 6101 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*…
|