Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_8 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1216 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1245 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32c031xx.h1220 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1249 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32c071xx.h1297 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1326 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1249 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1278 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g050xx.h1268 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1297 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g070xx.h1271 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1300 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g031xx.h1292 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1321 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g041xx.h1339 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1368 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g051xx.h1355 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1384 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g061xx.h1402 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1431 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g071xx.h1404 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1433 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g081xx.h1451 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1480 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g0b0xx.h1353 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1382 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g0c1xx.h1618 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1647 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32g0b1xx.h1571 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1600 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1575 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1604 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32wle5xx.h1575 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1604 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32wl5mxx.h1757 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1786 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32wl54xx.h1757 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1786 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
Dstm32wl55xx.h1757 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
1786 #define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1636 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
Dstm32wba52xx.h2117 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1448 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
Dstm32u083xx.h1601 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro
Dstm32u073xx.h1565 #define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ macro

12