Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_5 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h947 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
976 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32c031xx.h951 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
980 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32c071xx.h1028 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1057 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h992 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1021 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g050xx.h1011 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1040 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g070xx.h1014 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1043 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g031xx.h1035 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1064 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g041xx.h1082 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1111 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g051xx.h1098 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1127 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g061xx.h1145 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1174 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g071xx.h1147 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1176 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g081xx.h1194 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1223 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g0b0xx.h1096 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1125 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g0c1xx.h1361 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1390 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32g0b1xx.h1314 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1343 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1321 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1350 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32wle5xx.h1321 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1350 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32wl5mxx.h1503 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1532 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32wl54xx.h1503 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1532 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
Dstm32wl55xx.h1503 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
1532 #define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1440 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
Dstm32wba52xx.h1921 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1237 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
Dstm32u083xx.h1390 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro
Dstm32u073xx.h1354 #define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ macro

12