Home
last modified time | relevance | path

Searched refs:TIM_BDTR_BKDSRM_Pos (Results 1 – 25 of 115) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h5769 #define TIM_BDTR_BKDSRM_Pos (26U) macro
5770 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32c031xx.h5932 #define TIM_BDTR_BKDSRM_Pos (26U) macro
5933 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32c071xx.h6436 #define TIM_BDTR_BKDSRM_Pos (26U) macro
6437 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h6381 #define TIM_BDTR_BKDSRM_Pos (26U) macro
6382 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g050xx.h6442 #define TIM_BDTR_BKDSRM_Pos (26U) macro
6443 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g070xx.h6581 #define TIM_BDTR_BKDSRM_Pos (26U) macro
6582 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g031xx.h6645 #define TIM_BDTR_BKDSRM_Pos (26U) macro
6646 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g041xx.h6949 #define TIM_BDTR_BKDSRM_Pos (26U) macro
6950 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g051xx.h7044 #define TIM_BDTR_BKDSRM_Pos (26U) macro
7045 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g061xx.h7348 #define TIM_BDTR_BKDSRM_Pos (26U) macro
7349 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g071xx.h7428 #define TIM_BDTR_BKDSRM_Pos (26U) macro
7429 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g081xx.h7732 #define TIM_BDTR_BKDSRM_Pos (26U) macro
7733 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32g0b0xx.h7761 #define TIM_BDTR_BKDSRM_Pos (26U) macro
7762 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h9290 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9291 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32wle5xx.h9290 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9291 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32wl5mxx.h10962 #define TIM_BDTR_BKDSRM_Pos (26U) macro
10963 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32wl54xx.h10962 #define TIM_BDTR_BKDSRM_Pos (26U) macro
10963 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8872 #define TIM_BDTR_BKDSRM_Pos (26U) macro
8873 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000…
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h7821 #define TIM_BDTR_BKDSRM_Pos (26U) macro
7822 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32u083xx.h8758 #define TIM_BDTR_BKDSRM_Pos (26U) macro
8759 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h9487 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9488 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32wb1mxx.h9510 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9511 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32wb30xx.h9483 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9484 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h9338 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9339 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */
Dstm32wb15xx.h9510 #define TIM_BDTR_BKDSRM_Pos (26U) macro
9511 #define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos) /*!< 0x04000000 */

12345