Home
last modified time | relevance | path

Searched refs:TIM_BDTR_BK2DSRM_Pos (Results 1 – 25 of 113) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h5772 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
5773 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32c031xx.h5935 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
5936 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32c071xx.h6439 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
6440 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h6384 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
6385 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g050xx.h6445 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
6446 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g070xx.h6584 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
6585 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g031xx.h6648 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
6649 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g041xx.h6952 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
6953 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g051xx.h7047 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
7048 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g061xx.h7351 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
7352 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g071xx.h7431 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
7432 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g081xx.h7735 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
7736 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32g0b0xx.h7764 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
7765 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h9293 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9294 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32wle5xx.h9293 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9294 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32wl5mxx.h10965 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
10966 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32wl54xx.h10965 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
10966 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8875 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
8876 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000…
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h7824 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
7825 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32u083xx.h8761 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
8762 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h9490 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9491 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32wb1mxx.h9513 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9514 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32wb30xx.h9486 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9487 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h9341 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9342 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */
Dstm32wb15xx.h9513 #define TIM_BDTR_BK2DSRM_Pos (27U) macro
9514 #define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos) /*!< 0x08000000 */

12345