Home
last modified time | relevance | path

Searched refs:TIM1_OR_ETR_RMP_2 (Results 1 – 25 of 37) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_tim.h1172 #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD1 (TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK) …
1174 #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD3 (TIM1_OR_ETR_RMP_3 | TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK) …
1183 #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD1 (TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK) …
1185 #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD3 (TIM1_OR_ETR_RMP_3 | TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK) …
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h7156 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f318xx.h7143 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f302x8.h10787 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f328xx.h10619 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f302xc.h11069 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f303x8.h10649 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f358xx.h11627 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f303xc.h11736 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f302xe.h12777 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f303xe.h13500 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f398xx.h13389 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
Dstm32f334x8.h13773 #define TIM1_OR_ETR_RMP_2 (0x4UL << TIM1_OR_ETR_RMP_Pos) /*!< 0x00000004 */ macro
/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h32558 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151fxx_cm4.h32721 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151axx_ca7.h32558 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151axx_cm4.h32524 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151dxx_cm4.h32524 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151cxx_ca7.h32755 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151cxx_cm4.h32721 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp151fxx_ca7.h32755 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp153axx_ca7.h34109 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp153axx_cm4.h34075 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp153cxx_ca7.h34306 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro
Dstm32mp153cxx_cm4.h34272 #define TIM1_OR_ETR_RMP_2 ((uint16_t)0x0004) /*!<Bit 2 */ macro

12