Home
last modified time | relevance | path

Searched refs:RCC_APBSMENR2_SPI1SMEN_Pos (Results 1 – 18 of 18) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4191 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4192 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32c031xx.h4354 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4355 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32c071xx.h4837 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4838 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h4436 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4437 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g050xx.h4479 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4480 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g070xx.h4626 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4627 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g031xx.h4662 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4663 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g041xx.h4916 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
4917 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g051xx.h5031 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
5032 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g061xx.h5285 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
5286 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g071xx.h5411 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
5412 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g081xx.h5665 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
5666 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g0b0xx.h5699 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
5700 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g0c1xx.h7056 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
7057 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32g0b1xx.h6802 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
6803 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h5557 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
5558 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32u083xx.h6421 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
6422 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */
Dstm32u073xx.h6154 #define RCC_APBSMENR2_SPI1SMEN_Pos (12U) macro
6155 #define RCC_APBSMENR2_SPI1SMEN_Msk (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos) /*!< 0x00001000 */