Home
last modified time | relevance | path

Searched refs:RCC_APBENR2_SPI1EN_Pos (Results 1 – 18 of 18) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4114 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4115 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32c031xx.h4274 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4275 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32c071xx.h4742 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4743 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h4350 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4351 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g050xx.h4384 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4385 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g070xx.h4525 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4526 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g031xx.h4564 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4565 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g041xx.h4812 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4813 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g051xx.h4921 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
4922 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g061xx.h5169 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
5170 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g071xx.h5286 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
5287 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g081xx.h5534 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
5535 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g0b0xx.h5574 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
5575 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g0c1xx.h6892 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
6893 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32g0b1xx.h6644 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
6645 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h5435 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
5436 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32u083xx.h6269 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
6270 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */
Dstm32u073xx.h6005 #define RCC_APBENR2_SPI1EN_Pos (12U) macro
6006 #define RCC_APBENR2_SPI1EN_Msk (0x1UL << RCC_APBENR2_SPI1EN_Pos) /*!< 0x00001000 */