Home
last modified time | relevance | path

Searched refs:PWR_SR2_REGLPF_Pos (Results 1 – 25 of 70) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_hal_pwr_ex.h289 #define PWR_FLAG_REGLPF (PWR_FLAG_REG_SR2 | PWR_SR2_REGLPF_Pos) /*!< Low-p…
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_hal_pwr_ex.h361 #define PWR_FLAG_REGLPF (PWR_FLAG_REG_SR2 | PWR_SR2_REGLPF_Pos) /*!< Low-power…
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h3649 #define PWR_SR2_REGLPF_Pos (9U) macro
3650 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g050xx.h3668 #define PWR_SR2_REGLPF_Pos (9U) macro
3669 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g070xx.h3686 #define PWR_SR2_REGLPF_Pos (9U) macro
3687 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g031xx.h3825 #define PWR_SR2_REGLPF_Pos (9U) macro
3826 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g041xx.h4061 #define PWR_SR2_REGLPF_Pos (9U) macro
4062 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g051xx.h4161 #define PWR_SR2_REGLPF_Pos (9U) macro
4162 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g061xx.h4397 #define PWR_SR2_REGLPF_Pos (9U) macro
4398 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g071xx.h4385 #define PWR_SR2_REGLPF_Pos (9U) macro
4386 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g081xx.h4621 #define PWR_SR2_REGLPF_Pos (9U) macro
4622 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32g0b0xx.h4464 #define PWR_SR2_REGLPF_Pos (9U) macro
4465 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h5471 #define PWR_SR2_REGLPF_Pos (9U) macro
5472 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wle5xx.h5471 #define PWR_SR2_REGLPF_Pos (9U) macro
5472 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wl5mxx.h6255 #define PWR_SR2_REGLPF_Pos (9U) macro
6256 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wl54xx.h6255 #define PWR_SR2_REGLPF_Pos (9U) macro
6256 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wl55xx.h6255 #define PWR_SR2_REGLPF_Pos (9U) macro
6256 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h4502 #define PWR_SR2_REGLPF_Pos (9U) macro
4503 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32u083xx.h5165 #define PWR_SR2_REGLPF_Pos (9U) macro
5166 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32u073xx.h4907 #define PWR_SR2_REGLPF_Pos (9U) macro
4908 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h5977 #define PWR_SR2_REGLPF_Pos (9U) macro
5978 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wb1mxx.h5640 #define PWR_SR2_REGLPF_Pos (9U) macro
5641 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wb30xx.h5976 #define PWR_SR2_REGLPF_Pos (9U) macro
5977 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h5537 #define PWR_SR2_REGLPF_Pos (9U) macro
5538 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */
Dstm32wb15xx.h5640 #define PWR_SR2_REGLPF_Pos (9U) macro
5641 #define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos) /*!< 0x00000200 */

123