Home
last modified time | relevance | path

Searched refs:PWR_PUCRC_PU5_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h4162 #define PWR_PUCRC_PU5_Pos (5U) macro
4163 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g070xx.h3932 #define PWR_PUCRC_PU5_Pos (5U) macro
3933 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32g071xx.h4634 #define PWR_PUCRC_PU5_Pos (5U) macro
4635 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32g081xx.h4870 #define PWR_PUCRC_PU5_Pos (5U) macro
4871 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32g0b0xx.h4713 #define PWR_PUCRC_PU5_Pos (5U) macro
4714 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32g0c1xx.h5923 #define PWR_PUCRC_PU5_Pos (5U) macro
5924 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32g0b1xx.h5687 #define PWR_PUCRC_PU5_Pos (5U) macro
5688 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h4757 #define PWR_PUCRC_PU5_Pos (5U) macro
4758 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32u083xx.h5423 #define PWR_PUCRC_PU5_Pos (5U) macro
5424 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32u073xx.h5165 #define PWR_PUCRC_PU5_Pos (5U) macro
5166 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h10475 #define PWR_PUCRC_PU5_Pos (5U) macro
10476 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
Dstm32l562xx.h11178 #define PWR_PUCRC_PU5_Pos (5U) macro
11179 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h13495 #define PWR_PUCRC_PU5_Pos (5U) macro
13496 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u535xx.h12982 #define PWR_PUCRC_PU5_Pos (5U) macro
12983 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u575xx.h14151 #define PWR_PUCRC_PU5_Pos (5U) macro
14152 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u585xx.h14713 #define PWR_PUCRC_PU5_Pos (5U) macro
14714 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u595xx.h14973 #define PWR_PUCRC_PU5_Pos (5U) macro
14974 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u5a5xx.h15535 #define PWR_PUCRC_PU5_Pos (5U) macro
15536 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u5f7xx.h16474 #define PWR_PUCRC_PU5_Pos (5U) macro
16475 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u599xx.h18692 #define PWR_PUCRC_PU5_Pos (5U) macro
18693 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u5g7xx.h17036 #define PWR_PUCRC_PU5_Pos (5U) macro
17037 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u5f9xx.h19603 #define PWR_PUCRC_PU5_Pos (5U) macro
19604 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u5a9xx.h19254 #define PWR_PUCRC_PU5_Pos (5U) macro
19255 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…
Dstm32u5g9xx.h20165 #define PWR_PUCRC_PU5_Pos (5U) macro
20166 #define PWR_PUCRC_PU5_Msk (0x1UL << PWR_PUCRC_PU5_Pos) /*!< 0x00000020…