Home
last modified time | relevance | path

Searched refs:PWR_PUCRC_PU1_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h4150 #define PWR_PUCRC_PU1_Pos (1U) macro
4151 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g070xx.h3920 #define PWR_PUCRC_PU1_Pos (1U) macro
3921 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32g071xx.h4622 #define PWR_PUCRC_PU1_Pos (1U) macro
4623 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32g081xx.h4858 #define PWR_PUCRC_PU1_Pos (1U) macro
4859 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32g0b0xx.h4701 #define PWR_PUCRC_PU1_Pos (1U) macro
4702 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32g0c1xx.h5911 #define PWR_PUCRC_PU1_Pos (1U) macro
5912 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32g0b1xx.h5675 #define PWR_PUCRC_PU1_Pos (1U) macro
5676 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h4745 #define PWR_PUCRC_PU1_Pos (1U) macro
4746 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32u083xx.h5411 #define PWR_PUCRC_PU1_Pos (1U) macro
5412 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32u073xx.h5153 #define PWR_PUCRC_PU1_Pos (1U) macro
5154 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h10463 #define PWR_PUCRC_PU1_Pos (1U) macro
10464 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
Dstm32l562xx.h11166 #define PWR_PUCRC_PU1_Pos (1U) macro
11167 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h13483 #define PWR_PUCRC_PU1_Pos (1U) macro
13484 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u535xx.h12970 #define PWR_PUCRC_PU1_Pos (1U) macro
12971 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u575xx.h14139 #define PWR_PUCRC_PU1_Pos (1U) macro
14140 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u585xx.h14701 #define PWR_PUCRC_PU1_Pos (1U) macro
14702 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u595xx.h14961 #define PWR_PUCRC_PU1_Pos (1U) macro
14962 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u5a5xx.h15523 #define PWR_PUCRC_PU1_Pos (1U) macro
15524 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u5f7xx.h16462 #define PWR_PUCRC_PU1_Pos (1U) macro
16463 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u599xx.h18680 #define PWR_PUCRC_PU1_Pos (1U) macro
18681 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u5g7xx.h17024 #define PWR_PUCRC_PU1_Pos (1U) macro
17025 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u5f9xx.h19591 #define PWR_PUCRC_PU1_Pos (1U) macro
19592 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u5a9xx.h19242 #define PWR_PUCRC_PU1_Pos (1U) macro
19243 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…
Dstm32u5g9xx.h20153 #define PWR_PUCRC_PU1_Pos (1U) macro
20154 #define PWR_PUCRC_PU1_Msk (0x1UL << PWR_PUCRC_PU1_Pos) /*!< 0x00000002…