Home
last modified time | relevance | path

Searched refs:PWR_PUCRC_PU0_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h4147 #define PWR_PUCRC_PU0_Pos (0U) macro
4148 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g070xx.h3917 #define PWR_PUCRC_PU0_Pos (0U) macro
3918 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32g071xx.h4619 #define PWR_PUCRC_PU0_Pos (0U) macro
4620 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32g081xx.h4855 #define PWR_PUCRC_PU0_Pos (0U) macro
4856 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32g0b0xx.h4698 #define PWR_PUCRC_PU0_Pos (0U) macro
4699 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32g0c1xx.h5908 #define PWR_PUCRC_PU0_Pos (0U) macro
5909 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32g0b1xx.h5672 #define PWR_PUCRC_PU0_Pos (0U) macro
5673 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h4742 #define PWR_PUCRC_PU0_Pos (0U) macro
4743 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32u083xx.h5408 #define PWR_PUCRC_PU0_Pos (0U) macro
5409 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32u073xx.h5150 #define PWR_PUCRC_PU0_Pos (0U) macro
5151 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h10460 #define PWR_PUCRC_PU0_Pos (0U) macro
10461 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
Dstm32l562xx.h11163 #define PWR_PUCRC_PU0_Pos (0U) macro
11164 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h13480 #define PWR_PUCRC_PU0_Pos (0U) macro
13481 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u535xx.h12967 #define PWR_PUCRC_PU0_Pos (0U) macro
12968 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u575xx.h14136 #define PWR_PUCRC_PU0_Pos (0U) macro
14137 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u585xx.h14698 #define PWR_PUCRC_PU0_Pos (0U) macro
14699 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u595xx.h14958 #define PWR_PUCRC_PU0_Pos (0U) macro
14959 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u5a5xx.h15520 #define PWR_PUCRC_PU0_Pos (0U) macro
15521 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u5f7xx.h16459 #define PWR_PUCRC_PU0_Pos (0U) macro
16460 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u599xx.h18677 #define PWR_PUCRC_PU0_Pos (0U) macro
18678 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u5g7xx.h17021 #define PWR_PUCRC_PU0_Pos (0U) macro
17022 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u5f9xx.h19588 #define PWR_PUCRC_PU0_Pos (0U) macro
19589 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u5a9xx.h19239 #define PWR_PUCRC_PU0_Pos (0U) macro
19240 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…
Dstm32u5g9xx.h20150 #define PWR_PUCRC_PU0_Pos (0U) macro
20151 #define PWR_PUCRC_PU0_Msk (0x1UL << PWR_PUCRC_PU0_Pos) /*!< 0x00000001…