Home
last modified time | relevance | path

Searched refs:PWR_PUCRB_PU5_Pos (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c031xx.h3763 #define PWR_PUCRB_PU5_Pos (5U) macro
3764 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32c071xx.h4064 #define PWR_PUCRB_PU5_Pos (5U) macro
4065 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h3792 #define PWR_PUCRB_PU5_Pos (5U) macro
3793 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g050xx.h3811 #define PWR_PUCRB_PU5_Pos (5U) macro
3812 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g070xx.h3832 #define PWR_PUCRB_PU5_Pos (5U) macro
3833 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g031xx.h3971 #define PWR_PUCRB_PU5_Pos (5U) macro
3972 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g041xx.h4207 #define PWR_PUCRB_PU5_Pos (5U) macro
4208 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g051xx.h4307 #define PWR_PUCRB_PU5_Pos (5U) macro
4308 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g061xx.h4543 #define PWR_PUCRB_PU5_Pos (5U) macro
4544 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g071xx.h4534 #define PWR_PUCRB_PU5_Pos (5U) macro
4535 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g081xx.h4770 #define PWR_PUCRB_PU5_Pos (5U) macro
4771 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g0b0xx.h4613 #define PWR_PUCRB_PU5_Pos (5U) macro
4614 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g0c1xx.h5823 #define PWR_PUCRB_PU5_Pos (5U) macro
5824 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32g0b1xx.h5587 #define PWR_PUCRB_PU5_Pos (5U) macro
5588 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h4657 #define PWR_PUCRB_PU5_Pos (5U) macro
4658 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32u083xx.h5323 #define PWR_PUCRB_PU5_Pos (5U) macro
5324 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32u073xx.h5065 #define PWR_PUCRB_PU5_Pos (5U) macro
5066 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h10375 #define PWR_PUCRB_PU5_Pos (5U) macro
10376 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
Dstm32l562xx.h11078 #define PWR_PUCRB_PU5_Pos (5U) macro
11079 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h13398 #define PWR_PUCRB_PU5_Pos (5U) macro
13399 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020…
Dstm32u535xx.h12885 #define PWR_PUCRB_PU5_Pos (5U) macro
12886 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020…
Dstm32u575xx.h14054 #define PWR_PUCRB_PU5_Pos (5U) macro
14055 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020…
Dstm32u585xx.h14616 #define PWR_PUCRB_PU5_Pos (5U) macro
14617 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020…
Dstm32u595xx.h14876 #define PWR_PUCRB_PU5_Pos (5U) macro
14877 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020…
Dstm32u5a5xx.h15438 #define PWR_PUCRB_PU5_Pos (5U) macro
15439 #define PWR_PUCRB_PU5_Msk (0x1UL << PWR_PUCRB_PU5_Pos) /*!< 0x00000020…

12