Home
last modified time | relevance | path

Searched refs:PWR_PDCRE_PE5_Pos (Results 1 – 25 of 34) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h6956 #define PWR_PDCRE_PE5_Pos (5U) macro
6957 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g411xc.h7121 #define PWR_PDCRE_PE5_Pos (5U) macro
7122 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g441xx.h7310 #define PWR_PDCRE_PE5_Pos (5U) macro
7311 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32gbk1cb.h7075 #define PWR_PDCRE_PE5_Pos (5U) macro
7076 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g431xx.h7089 #define PWR_PDCRE_PE5_Pos (5U) macro
7090 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g4a1xx.h7474 #define PWR_PDCRE_PE5_Pos (5U) macro
7475 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g491xx.h7253 #define PWR_PDCRE_PE5_Pos (5U) macro
7254 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g473xx.h7838 #define PWR_PDCRE_PE5_Pos (5U) macro
7839 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g471xx.h7324 #define PWR_PDCRE_PE5_Pos (5U) macro
7325 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g483xx.h8059 #define PWR_PDCRE_PE5_Pos (5U) macro
8060 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g414xx.h10904 #define PWR_PDCRE_PE5_Pos (5U) macro
10905 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g474xx.h11408 #define PWR_PDCRE_PE5_Pos (5U) macro
11409 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32g484xx.h11629 #define PWR_PDCRE_PE5_Pos (5U) macro
11630 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l433xx.h9210 #define PWR_PDCRE_PE5_Pos (5U) macro
9211 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l451xx.h9375 #define PWR_PDCRE_PE5_Pos (5U) macro
9376 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l431xx.h9118 #define PWR_PDCRE_PE5_Pos (5U) macro
9119 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l443xx.h9426 #define PWR_PDCRE_PE5_Pos (5U) macro
9427 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l471xx.h10082 #define PWR_PDCRE_PE5_Pos (5U) macro
10083 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l452xx.h9444 #define PWR_PDCRE_PE5_Pos (5U) macro
9445 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l462xx.h9660 #define PWR_PDCRE_PE5_Pos (5U) macro
9661 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l475xx.h10246 #define PWR_PDCRE_PE5_Pos (5U) macro
10247 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l476xx.h10275 #define PWR_PDCRE_PE5_Pos (5U) macro
10276 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l486xx.h10485 #define PWR_PDCRE_PE5_Pos (5U) macro
10486 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l485xx.h10462 #define PWR_PDCRE_PE5_Pos (5U) macro
10463 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */
Dstm32l4a6xx.h11379 #define PWR_PDCRE_PE5_Pos (5U) macro
11380 #define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos) /*!< 0x00000020 */

12