/hal_stm32-latest/stm32cube/stm32c0xx/soc/ |
D | stm32c011xx.h | 3704 #define PWR_PDCRA_PD5_Pos (5U) macro 3705 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32c031xx.h | 3714 #define PWR_PDCRA_PD5_Pos (5U) macro 3715 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32c071xx.h | 4015 #define PWR_PDCRA_PD5_Pos (5U) macro 4016 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
/hal_stm32-latest/stm32cube/stm32g0xx/soc/ |
D | stm32g030xx.h | 3742 #define PWR_PDCRA_PD5_Pos (5U) macro 3743 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g050xx.h | 3761 #define PWR_PDCRA_PD5_Pos (5U) macro 3762 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g070xx.h | 3782 #define PWR_PDCRA_PD5_Pos (5U) macro 3783 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g031xx.h | 3921 #define PWR_PDCRA_PD5_Pos (5U) macro 3922 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g041xx.h | 4157 #define PWR_PDCRA_PD5_Pos (5U) macro 4158 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g051xx.h | 4257 #define PWR_PDCRA_PD5_Pos (5U) macro 4258 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g061xx.h | 4493 #define PWR_PDCRA_PD5_Pos (5U) macro 4494 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g071xx.h | 4484 #define PWR_PDCRA_PD5_Pos (5U) macro 4485 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g081xx.h | 4720 #define PWR_PDCRA_PD5_Pos (5U) macro 4721 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g0b0xx.h | 4563 #define PWR_PDCRA_PD5_Pos (5U) macro 4564 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g0c1xx.h | 5773 #define PWR_PDCRA_PD5_Pos (5U) macro 5774 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32g0b1xx.h | 5537 #define PWR_PDCRA_PD5_Pos (5U) macro 5538 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
/hal_stm32-latest/stm32cube/stm32u0xx/soc/ |
D | stm32u031xx.h | 4607 #define PWR_PDCRA_PD5_Pos (5U) macro 4608 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32u083xx.h | 5273 #define PWR_PDCRA_PD5_Pos (5U) macro 5274 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32u073xx.h | 5015 #define PWR_PDCRA_PD5_Pos (5U) macro 5016 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
/hal_stm32-latest/stm32cube/stm32l5xx/soc/ |
D | stm32l552xx.h | 10325 #define PWR_PDCRA_PD5_Pos (5U) macro 10326 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
D | stm32l562xx.h | 11028 #define PWR_PDCRA_PD5_Pos (5U) macro 11029 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020 */
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u545xx.h | 13354 #define PWR_PDCRA_PD5_Pos (5U) macro 13355 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020…
|
D | stm32u535xx.h | 12841 #define PWR_PDCRA_PD5_Pos (5U) macro 12842 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020…
|
D | stm32u575xx.h | 14010 #define PWR_PDCRA_PD5_Pos (5U) macro 14011 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020…
|
D | stm32u585xx.h | 14572 #define PWR_PDCRA_PD5_Pos (5U) macro 14573 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020…
|
D | stm32u595xx.h | 14832 #define PWR_PDCRA_PD5_Pos (5U) macro 14833 #define PWR_PDCRA_PD5_Msk (0x1UL << PWR_PDCRA_PD5_Pos) /*!< 0x00000020…
|