Home
last modified time | relevance | path

Searched refs:PWR_CR2_PVME2_Pos (Results 1 – 25 of 30) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h6322 #define PWR_CR2_PVME2_Pos (5U) macro
6323 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g411xc.h6487 #define PWR_CR2_PVME2_Pos (5U) macro
6488 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g441xx.h6670 #define PWR_CR2_PVME2_Pos (5U) macro
6671 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32gbk1cb.h6435 #define PWR_CR2_PVME2_Pos (5U) macro
6436 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g431xx.h6449 #define PWR_CR2_PVME2_Pos (5U) macro
6450 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g4a1xx.h6834 #define PWR_CR2_PVME2_Pos (5U) macro
6835 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g491xx.h6613 #define PWR_CR2_PVME2_Pos (5U) macro
6614 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g473xx.h7198 #define PWR_CR2_PVME2_Pos (5U) macro
7199 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g471xx.h6684 #define PWR_CR2_PVME2_Pos (5U) macro
6685 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g483xx.h7419 #define PWR_CR2_PVME2_Pos (5U) macro
7420 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g414xx.h10273 #define PWR_CR2_PVME2_Pos (5U) macro
10274 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g474xx.h10768 #define PWR_CR2_PVME2_Pos (5U) macro
10769 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32g484xx.h10989 #define PWR_CR2_PVME2_Pos (5U) macro
10990 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l471xx.h9450 #define PWR_CR2_PVME2_Pos (5U) macro
9451 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l475xx.h9608 #define PWR_CR2_PVME2_Pos (5U) macro
9609 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l476xx.h9631 #define PWR_CR2_PVME2_Pos (5U) macro
9632 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l486xx.h9847 #define PWR_CR2_PVME2_Pos (5U) macro
9848 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l485xx.h9824 #define PWR_CR2_PVME2_Pos (5U) macro
9825 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l4a6xx.h10741 #define PWR_CR2_PVME2_Pos (5U) macro
10742 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l496xx.h10419 #define PWR_CR2_PVME2_Pos (5U) macro
10420 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l4r5xx.h10591 #define PWR_CR2_PVME2_Pos (5U) macro
10592 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l4r7xx.h11072 #define PWR_CR2_PVME2_Pos (5U) macro
11073 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l4s5xx.h10920 #define PWR_CR2_PVME2_Pos (5U) macro
10921 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
Dstm32l4s7xx.h11401 #define PWR_CR2_PVME2_Pos (5U) macro
11402 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h10087 #define PWR_CR2_PVME2_Pos (5U) macro
10088 #define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos) /*!< 0x00000020 */

12