Home
last modified time | relevance | path

Searched refs:DMAMUX_RGSR_OF0_Pos (Results 1 – 25 of 100) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1706 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1707 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32c031xx.h1710 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1711 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32c071xx.h1949 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1950 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1805 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1806 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g050xx.h1824 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1825 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g070xx.h1827 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1828 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g031xx.h1848 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1849 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g041xx.h2084 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2085 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g051xx.h2142 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2143 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g061xx.h2378 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2379 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g071xx.h2328 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2329 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g081xx.h2564 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2565 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32g0b0xx.h1939 #define DMAMUX_RGSR_OF0_Pos (0U) macro
1940 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h3164 #define DMAMUX_RGSR_OF0_Pos (0U) macro
3165 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wle5xx.h3164 #define DMAMUX_RGSR_OF0_Pos (0U) macro
3165 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wl5mxx.h3358 #define DMAMUX_RGSR_OF0_Pos (0U) macro
3359 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wl54xx.h3358 #define DMAMUX_RGSR_OF0_Pos (0U) macro
3359 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wl55xx.h3358 #define DMAMUX_RGSR_OF0_Pos (0U) macro
3359 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h2229 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2230 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32u083xx.h2702 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2703 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h2612 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2613 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wb1mxx.h2217 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2218 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wb30xx.h2611 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2612 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h2145 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2146 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */
Dstm32wb15xx.h2217 #define DMAMUX_RGSR_OF0_Pos (0U) macro
2218 #define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */

1234