Home
last modified time | relevance | path

Searched refs:DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h3272 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3273 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g411xc.h3384 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3385 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g441xx.h3620 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3621 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32gbk1cb.h3385 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3386 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g431xx.h3399 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3400 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g4a1xx.h3775 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3776 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g491xx.h3554 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3555 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g473xx.h3650 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3651 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g471xx.h3569 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3570 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g483xx.h3871 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3872 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g414xx.h3749 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3750 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g474xx.h3783 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
3784 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…
Dstm32g484xx.h4004 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U) macro
4005 #define DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)…