Home
last modified time | relevance | path

Searched refs:DMAMUX_CSR_SOF4_Pos (Results 1 – 25 of 98) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h1898 #define DMAMUX_CSR_SOF4_Pos (4U) macro
1899 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1742 #define DMAMUX_CSR_SOF4_Pos (4U) macro
1743 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g050xx.h1761 #define DMAMUX_CSR_SOF4_Pos (4U) macro
1762 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g070xx.h1764 #define DMAMUX_CSR_SOF4_Pos (4U) macro
1765 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g031xx.h1785 #define DMAMUX_CSR_SOF4_Pos (4U) macro
1786 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g041xx.h2021 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2022 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g051xx.h2079 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2080 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g061xx.h2315 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2316 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g071xx.h2265 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2266 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g081xx.h2501 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2502 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32g0b0xx.h1846 #define DMAMUX_CSR_SOF4_Pos (4U) macro
1847 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h3059 #define DMAMUX_CSR_SOF4_Pos (4U) macro
3060 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wle5xx.h3059 #define DMAMUX_CSR_SOF4_Pos (4U) macro
3060 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wl5mxx.h3253 #define DMAMUX_CSR_SOF4_Pos (4U) macro
3254 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wl54xx.h3253 #define DMAMUX_CSR_SOF4_Pos (4U) macro
3254 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wl55xx.h3253 #define DMAMUX_CSR_SOF4_Pos (4U) macro
3254 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h2136 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2137 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010…
Dstm32u083xx.h2609 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2610 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010…
Dstm32u073xx.h2351 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2352 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010…
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h2549 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2550 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wb1mxx.h2154 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2155 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wb30xx.h2548 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2549 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h2082 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2083 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
Dstm32wb15xx.h2154 #define DMAMUX_CSR_SOF4_Pos (4U) macro
2155 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h3058 #define DMAMUX_CSR_SOF4_Pos (4U) macro
3059 #define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos)/*!< 0x00000010 …

1234