Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_LT3_8 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1200 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1231 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32c031xx.h1204 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1235 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32c071xx.h1281 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1312 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1233 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1264 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g050xx.h1252 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1283 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g070xx.h1255 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1286 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g031xx.h1276 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1307 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g041xx.h1323 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1354 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g051xx.h1339 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1370 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g061xx.h1386 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1417 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g071xx.h1388 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1419 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g081xx.h1435 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1466 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g0b0xx.h1337 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1368 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g0c1xx.h1602 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1633 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32g0b1xx.h1555 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1586 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1559 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1590 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32wle5xx.h1559 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1590 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32wl5mxx.h1741 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1772 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32wl54xx.h1741 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1772 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
Dstm32wl55xx.h1741 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
1772 #define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1620 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
Dstm32wba52xx.h2101 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1432 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
Dstm32u083xx.h1585 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro
Dstm32u073xx.h1549 #define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ macro

12