Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_LT3_7 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1199 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1230 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32c031xx.h1203 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1234 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32c071xx.h1280 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1311 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1232 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1263 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g050xx.h1251 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1282 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g070xx.h1254 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1285 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g031xx.h1275 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1306 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g041xx.h1322 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1353 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g051xx.h1338 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1369 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g061xx.h1385 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1416 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g071xx.h1387 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1418 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g081xx.h1434 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1465 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g0b0xx.h1336 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1367 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g0c1xx.h1601 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1632 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32g0b1xx.h1554 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1585 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1558 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1589 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32wle5xx.h1558 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1589 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32wl5mxx.h1740 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1771 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32wl54xx.h1740 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1771 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
Dstm32wl55xx.h1740 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
1771 #define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1619 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
Dstm32wba52xx.h2100 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1431 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
Dstm32u083xx.h1584 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro
Dstm32u073xx.h1548 #define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ macro

12