Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_LT3_4 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1196 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1227 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32c031xx.h1200 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1231 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32c071xx.h1277 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1308 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1229 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1260 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g050xx.h1248 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1279 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g070xx.h1251 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1282 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g031xx.h1272 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1303 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g041xx.h1319 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1350 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g051xx.h1335 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1366 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g061xx.h1382 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1413 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g071xx.h1384 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1415 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g081xx.h1431 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1462 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g0b0xx.h1333 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1364 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g0c1xx.h1598 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1629 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32g0b1xx.h1551 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1582 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1555 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1586 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32wle5xx.h1555 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1586 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32wl5mxx.h1737 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1768 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32wl54xx.h1737 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1768 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
Dstm32wl55xx.h1737 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
1768 #define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1616 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
Dstm32wba52xx.h2097 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1428 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
Dstm32u083xx.h1581 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro
Dstm32u073xx.h1545 #define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ macro

12