Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_LT3_10 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1202 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1233 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32c031xx.h1206 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1237 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32c071xx.h1283 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1314 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1235 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1266 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g050xx.h1254 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1285 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g070xx.h1257 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1288 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g031xx.h1278 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1309 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g041xx.h1325 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1356 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g051xx.h1341 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1372 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g061xx.h1388 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1419 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g071xx.h1390 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1421 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g081xx.h1437 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1468 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g0b0xx.h1339 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1370 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g0c1xx.h1604 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1635 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32g0b1xx.h1557 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1588 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1561 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1592 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32wle5xx.h1561 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1592 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32wl5mxx.h1743 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1774 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32wl54xx.h1743 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1774 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
Dstm32wl55xx.h1743 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
1774 #define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1622 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
Dstm32wba52xx.h2103 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1434 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
Dstm32u083xx.h1587 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro
Dstm32u073xx.h1551 #define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ macro

12